Index

2's complement, 64
Accumulator, 5
Addressing modes, 116
Alignment, 274
All-to-all broadcast, 522
All-to-all personalized communication, 523
Altera MIF, 126, 185
ALU, 136
Amdahl’s Law, 14
ASID, 379
AsmSim, 125
Assembler, 111
Asynchronous, 46, 170, 244, 358, 445
Average distance, 518
Barrel shifter, 39
Baud rate, 454
Behavioral style, 32
Biased representation, 65
Big endian, 112
Bisection bandwidth, 518
Bit, 63
Boolean Algebra, 20
Break code, 461
Bus snooping protocol, 511
Bypass, 221
Byte, 8
Cache, 359
Cache coherence, 442, 511, 512
CAM, 356
Carry generator, 70
Carry propagator, 70
Carry-lookahead adder, 70
Carry-propagate adder, 296
Carry-save adder, 296
CAS, 355
Centralized shared memory, 510
Chip-multiprocessor, 11
CISC, 1
CLA, 70
CMOS, 25
Collective communications, 521
Combinational circuits, 19
Computer system, 2
Conditional branch, 114, 146
Content addressable memory, 356
Context switching, 379, 425, 427
Control hazards, 224
Control unit, 144
Copy back, 364
Cost ratio, 534
Counter, 53
CPI, 13
CPU, 1
CRC, 448
CSA, 296, 303, 314
Cube-connected cycles, 525
Current state, 42
Cut-through, 522
Cyclic redundancy check, 446
D flip-flop, 43
Daisy chain, 175
Data alignment, 113
Data hazards, 219
Dataflow style, 31
Datapath, 154
De Morgan’s Law, 20

© 2015 Tsinghua University Press. All rights reserved. Published 2015 by John Wiley & Sons Singapore Pte Ltd.
Companion Website: www.wiley.com/go/lu/verilog
Decoder, 35
Degree, 516
Delay slots, 224
Delayed branch, 224
Demultiplexer, 39, 389
DFF, 43
DFFE, 44
Diameter, 517
Direct mapping, 360
Direct memory access, 444
Directory based protocol, 512
Distributed shared memory, 509
Distributed system, 510
DMA, 444
DMAC, 444
Don’t care, 37, 38, 137
DRAM, 9, 354
DSM, 512
Dual-cube, 525

ECC, 446
Edge triggered, 43
Encoder, 36
EPIC, 173
Error code, 446
Exception, 170, 241
Execution-driven simulation, 15
Extended Hamming Code, 447

FADD, 273
Fat tree, 521
FDIV, 302
FIFO, 364, 463
Finite state machine, 19, 53
Floating-point unit, 266
FMUL, 290
Font table, 470
FP overflow, 278
FPU, 266
FSQRT, 312
Full adder, 66
Full-duplex, 456
Fully associative mapping, 361
Functional units, 154

Goldschmidt, 90, 104
Graphics mode, 469
GRS, 274

Half adder, 65
Half word, 8

Hamming code, 446
Handler, 170
HDL, 16
Hierarchical cubic network, 525
Hit, 360
Horizontal synchronization, 466
Hypercube, 519

I2C bus, 483
IEEE 754 Standard, 266
Instruction set architecture, 111
Instructions, 117
Interconnection network, 509
Internal forwarding, 221
Interrupt, 170, 241
Interrupt acknowledge, 170
Interrupt nesting, 174
Inverter, 25
ISA, 111

JK flip-flop, 47
JK latch, 46
JKFF, 46

Karnaugh map, 21

Level triggered, 42
Linked list, 126, 130, 135, 136, 512–514
Little endian, 112
Load/store architecture, 7
Logic gates, 19
Logical address, 12
Long word, 8
LPM, 185
LRU, 363

Make code, 461
Mealy model, 53
Mesh, 518
MESI, 511
Message passing, 510
Metacube, 528
Microcode, 7
MIPS, 4, 18
Miss, 360
MMU, 367
Moore model, 53
Multi-core, 426
Multiplexer, 21, 34
Multithreading, 427
Newton–Raphson, 92, 106
NMOS, 25
No write allocate, 364
Node degree, 516
Nodes, 514
Non-restoring square root algorithm, 99
Nonuniform memory access, 512
Normalization, 275
NUMA, 512

One-to-all broadcast, 522
One-to-all personalized communication, 523
Open-collector, 175
Open-drain, 175
Overflow, 69
Page directory, 371
Page table, 371
Paging management, 370
Parallel system, 509
Parity check, 446
PC, 143
PCI bus, 500
Personal computer, 2
Physical address, 12
Physical page frame number, 379
Pipeline halt, 391
Pipeline stall, 220
Pixel, 466
PMOS, 25
Pointer, 51, 112, 118, 123
Polled interrupt, 171
Precise interrupts, 241
Priority encoder, 37, 38
Process, 367
Processor address, 12
Program counter, 143
PS/2, 461
Pseudo-instruction, 120, 131
Random replacement, 363
RAS, 354
RDN, 531
Real address, 12
Recursive dual-net, 531
Refresh, 355
Register file, 148
Ripple adder, 68
RISC, 1
ROM, 355

Rounding modes, 275
RS latch, 42
Saturated counter, 363
Scan code, 461
SECDRED, 447
Segmentation management, 370
Self-routing, 515
Sequential circuits, 19
Set associative mapping, 362
Seven-segment LED, 53
Shift register, 49
Sign extension, 112
Signed binary integers, 64
Single chip computer, 1
SMP, 510
Spatial locality, 360
SRAM, 354
Stack, 6, 115, 118, 173
State transition diagram, 54
Store-and-forward, 521
Structural hazards, 219
Structural style, 66
Subroutine call, 156
Supercomputers, 509
Superscalar, 10, 352
Symmetric multiprocessor, 509
Synchronous, 46, 170, 244, 358, 445

T flip-flop, 42
T latch, 47
Temporal locality, 360
Text mode, 469
TFF, 48
Threads, 425
TLB, 372
Topology, 514
Torus, 518
Total exchange, 524
Trace-driven simulation, 14
Transistor switch level, 28
Tree, 520
Tri-state, 30
Truth table, 19
Two-write-port register file, 326
UART, 452
UMA, 510
Unconditional jump, 114, 120
Uniform memory access, 510
Unsigned binary integers, 64
Index

542

Vectored interrupt, 172
Verilog HDL, 16
Vertical synchronization, 466
VGA, 443
VHDL, 16, 17
Video graphics array, 443
Video RAM, 469
Virtual memory, 367
virtual page number, 379
VLSI, 3

Wallace tree, 79, 292
Waveform, 17

Word, 8
Write allocate, 364
Write back, 192, 197, 213, 364
Write invalidate, 512
Write no allocate, 364
Write through, 364
Write update, 512

Xilinx COE, 126
Zero extension, 111