Chapter 4  SEQUENTIAL STATEMENTS

4.1 Variable Assignment Statement  35
4.2 Signal Assignment Statement  37
4.3 If Statement  44
4.4 Case Statement  46
4.5 Loop Statement  49
4.6 Next Statement  52
4.7 Exit Statement  52
4.8 Null Statement  55
4.9 Procedure Call Statement  55
4.10 Return Statement  58
4.11 Assertion Statement  59
4.12 Wait Statement  62
4.13 Exercises  64

Chapter 5  CONCURRENT STATEMENTS

5.1 Process Statement  69
5.2 Assertion Statement  70
5.3 Concurrent Procedure Call Statement  73
5.4 Conditional Signal Assignment Statement  74
5.5 Selected Signal Assignment Statement  75
5.6 Component Instantiation Statement  76
5.7 Generate Statement  80
5.8 Block Statement  82
5.9 Exercises  84
Chapter 6  SUBPROGRAMS AND PACKAGES  87

6.1 Subprogram Declaration  87
6.2 Subprogram Body  89
6.3 Package Declaration  91
6.4 Package Body  92
6.5 Resolution Function  93
6.6 Subprogram Overloading  97
6.7 Subprogram Return Values and Types  99
6.8 Type Casting and Type Qualification  100
6.9 Exercises  101

Chapter 7  DESIGN UNIT, LIBRARY, AND CONFIGURATION  104

7.1 Architecture  104
7.2 Entity Declaration  104
7.3 Port Map and Generic Map  109
7.4 Configuration  110
7.5 Design Unit  118
7.6 VHDL Library  118
7.7 Block and Architecture Attributes  121
7.8 Exercises  121

Chapter 8  WRITING VHDL FOR SYNTHESIS  123

8.1 General Guidelines of VHDL Synthesis  123
8.2 Writing VHDL to Infer FlipFlops  124
8.3 Writing VHDL to Infer Latches  128
8.4 Writing VHDL to Infer Tristate Buffers  130
8.5 Writing VHDL to Generate Combinational Circuits  133
8.6 Putting Them Together  136
8.7 Simulation versus Synthesis Differences  146
8.8 Think About Hardware  146
8.9 Use of Subprogram  148
Chapter 12  ALU DESIGN  232

12.1 ALU Design Requirements  232
12.2 Describing ALU with VHDL  233
12.3 Improving the Design  238
12.4 Simulate the Design with a Test Bench  242
12.5 Exercises  244

Chapter 13  A DESIGN PROJECT  249

13.1 Design Requirements  249
13.2 Functional VHDL Implementation  253
13.3 VHDL Test Bench  281
13.4 Synthesis and Layout  288
13.5 Layout Backannotation and Verification  292
13.6 VHDL Partitioning  296
13.7 Exercises  296

Chapter 14  VHDL'93  299

14.1 More Regular Syntax  299
14.2 Sequential Statements  301
14.3 Concurrent Statements  302
14.4 New Reserved Words  305
14.5 Predefined STANDARD Package  307
14.6 Attributes  309
14.7 Direct Component Instantiation  310
14.8 File and Text I/O  314
<table>
<thead>
<tr>
<th>Contents</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>14.9  Extended Identifier 317</td>
<td></td>
</tr>
<tr>
<td>14.10 Exercises 317</td>
<td></td>
</tr>
<tr>
<td>Appendix A VHDL'87 QUICK REFERENCE</td>
<td>325</td>
</tr>
<tr>
<td>Appendix B DECLARATION PART TABLE</td>
<td>333</td>
</tr>
<tr>
<td>Appendix C VHDL'93 GRAMMAR AND SYNTAX REFERENCE</td>
<td>335</td>
</tr>
<tr>
<td>Index</td>
<td>343</td>
</tr>
</tbody>
</table>