Contents

About the Editors x
List of Contributors xii
Series Editor’s Foreword xiii
Preface xv
Acknowledgments xviii

1 Introduction 1
  1.1 Overview of this Book 1
  1.2 Background 3
    1.2.1 Typical Characteristics of CAAC-IGZO FETs 3
    1.2.2 Possible Applications of CAAC-IGZO FETs 4
  1.3 Summary of Each Chapter 7
References 9

2 Device Physics of CAAC-IGZO FET 11
  2.1 Introduction 11
  2.2 Off-State Current 14
    2.2.1 Off-State Current Comparison between Si and CAAC-IGZO FETs 14
    2.2.2 Measurement of Extremely Low Off-State Current 16
    2.2.3 Theoretical Discussion with Energy Band Diagram 23
    2.2.4 Conclusion 28
  2.3 Subthreshold Characteristics 29
    2.3.1 Estimation of \( I_{\text{cut}} \) by SS 30
    2.3.2 Extraction Method of Interface Levels 33
    2.3.3 Reproduction of Measured Value and Estimation of \( I_{\text{cut}} \) 35
    2.3.4 Conclusion 38
3.6.5 Comparison of Prototypes

References

4 DOSRAM

4.1 Introduction

4.2 Characteristics and Problems of DRAM

4.3 Operations and Characteristics of DOSRAM Memory Cell

4.4 Configuration and Basic Operation of DOSRAM

4.4.1 Circuit Configuration and Operation of DOSRAM

4.4.2 Hybrid Structure of DOSRAM

4.5 Operation of Sense Amplifier

4.5.1 Writing Operation

4.5.2 Reading Operation

4.6 Characteristic Measurement

4.6.1 Writing Characteristics

4.6.2 Reading Characteristics

4.6.3 Data-Retention Characteristics

4.6.4 Summary of 8-kbit DOSRAM

4.7 Prototype DOSRAM Using 60-nm Technology Node

4.7.1 Configuration of Prototype

4.7.2 Measurements of Prototype Characteristics

4.7.3 Summary for Prototype DOSRAM

4.8 Conclusion

References

5 CPU

5.1 Introduction

5.2 Normally-Off Computing

5.3 CPUs

5.3.1 Flip-Flop (FF)

5.3.2 8-Bit Normally-Off CPU

5.3.3 32-Bit Normally-Off CPU (MIPS-Like CPU)

5.3.4 32-Bit Normally-Off CPU (ARM® Cortex®-M0)

5.4 CAAC-IGZO Cache Memory

References

6 FPGA

6.1 Introduction

6.2 CAAC-IGZO FPGA

6.2.1 Overview

6.2.2 PRS

6.2.3 PLE

6.2.4 Prototype

6.3 Multicontext FPGA Realizing Fine-Grained Power Gating

6.3.1 Overview

6.3.2 Normally-Off Computing

6.3.3 Prototype
6.4 Subthreshold Operation of FPGA
   6.4.1 Overview
   6.4.2 Subthreshold Operation
   6.4.3 Prototype
6.5 CPU + FPGA
   6.5.1 Overview
   6.5.2 CPU Computing
   6.5.3 CPU + GPU Computing
   6.5.4 CPU + FPGA Computing
   6.5.5 CAAC-IGZO CPU + CAAC-IGZO FPGA Computing

References 247

7 Image Sensor
   7.1 Introduction 250
   7.2 Global Shutter Image Sensor
      7.2.1 Sensor Pixel
      7.2.2 Global and Rolling Shutters
      7.2.3 Challenges Facing Adoption of Global Shutter
      7.2.4 CAAC-IGZO Image Sensor
   7.3 Image Sensor Conducting High-Speed Continuous Image Capture
      7.3.1 Overview
      7.3.2 Conventional High-Speed Continuous-Capturing Image Sensor
      7.3.3 High-Speed Continuous-Capturing CAAC-IGZO Image Sensor
      7.3.4 Application to Optical Flow System
   7.4 Motion Sensor
      7.4.1 Overview
      7.4.2 Configuration
      7.4.3 Prototype
      7.4.4 Sensor Pixel Threshold-Compensation Function

References 291

8 Future Applications/Developments
   8.1 Introduction 293
   8.2 RF Devices
      8.2.1 Overview
      8.2.2 NOSRAM Wireless IC Tag
      8.2.3 Application Examples of NOSRAM Wireless IC Tags
   8.3 X-Ray Detector
      8.3.1 Outline
      8.3.2 X-Ray Detection Principle
      8.3.3 CAAC-IGZO X-Ray Detector
      8.3.4 Fabrication Example and Evaluation
   8.4 CODEC
      8.4.1 Introduction
      8.4.2 Encoder/Decoder
      8.4.3 CAAC-IGZO CODEC
8.5 DC–DC Converters 314
  8.5.1 Introduction 314
  8.5.2 Non-hybrid DC–DC Converter 315
  8.5.3 Fabricated CAAC-IGZO Bias Voltage Sampling Circuit with Amplifier 315
  8.5.4 Evaluation Results of Fabricated CAAC-IGZO Bias Voltage Sampling Circuit with Amplifier 317
  8.5.5 Proposed DC–DC Converter 318
8.6 Analog Programmable Devices 322
  8.6.1 Overview 322
  8.6.2 Design 322
  8.6.3 Prototype 323
  8.6.4 Possible Application to Phase-Locked Loop 330
8.7 Neural Networks 330
  8.7.1 Introduction 330
  8.7.2 Neural Networks 330
  8.7.3 CAAC-IGZO Neural Network 332
  8.7.4 Conclusion 334
8.8 Memory-Based Computing 335
8.9 Backtracking Programs with Power Gating 339
References 341

Appendix 343

Index 345