Contents

PREFACE xi

1 CUSTOM COMPUTING MACHINES: AN INTRODUCTION 1

1.1 Introduction 1

1.2 The Context for Splash 2 4

1.2.1 FPGAs, 4
1.2.2 Architecture, 5
1.2.3 Programming, 6

2 THE ARCHITECTURE OF SPLASH 2 10

2.1 Introduction 10

2.2 The Building Blocks 11

2.3 The System Architecture 12

2.4 Data Paths 13

2.5 The Splash 2 Array Board 16

2.5.1 The Linear Array, 16
2.5.2 The Splash 2 Crossbar, 16
2.5.3 Xilinx Chip X0 and Broadcast Mode, 17

2.6 The Interface Board and Control Features 17
3 HARDWARE IMPLEMENTATION

3.1 Introduction 19
3.2 Development Board Design 21
3.3 Interface Board Design 21
   3.3.1 DMA Channel, 23
   3.3.2 XL and XR, 23
   3.3.3 Interrupts, 24
   3.3.4 Clock, 24
   3.3.5 Programming and Readback, 24
   3.3.6 Miscellaneous Registers, 25
3.4 Array Board Design 25
   3.4.1 Processing Element, 26
   3.4.2 Control Element, 28
   3.4.3 External Memory Access, 28
   3.4.4 Crossbar, 28
   3.4.5 Programming and Readback, 29
   3.4.6 Miscellaneous Registers, 29

4 SPLASH 2: THE EVOLUTION OF A NEW ARCHITECTURE

4.1 Splash 1 31
4.2 Splash 2: Thoughts on a Redesign 34
4.3 Programming Language 36
4.4 Choice of FPGAs 37
4.5 Choice of Host and Bus 38
4.6 Chip-to-Chip Interconnections 39
4.7 Multitasking 42
4.8 Chip X0 and Broadcast 43
4.9 Other Design Decisions 43

5 SOFTWARE ARCHITECTURE

5.1 Introduction 46
5.2 Background 47
5.3 VHDL as a Programming Language 49
   5.3.1 History and Purpose of VHDL, 50
   5.3.2 VHDL Language Features, 50
   5.3.3 Problems with VHDL, 51
5.4 Software Environment 51
5.5 Programmer's View of Splash 2 55
   5.5.1 Programming Process, 55
   5.5.2 Processing Element View, 56
   5.5.3 Interface Board View, 57
   5.5.4 Host View, 57

6 SOFTWARE IMPLEMENTATION 60

6.1 Introduction 60

6.2 VHDL Environment 60
   6.2.1 Splash 2 VHDL Library, 61
   6.2.2 Standard Entity Declarations, 61
   6.2.3 Programming Style, 64

6.3 Splash 2 Simulator 66
   6.3.1 Structure, 66
   6.3.2 Configuring the Simulator, 67
   6.3.3 Input and Output, 68
   6.3.4 Crossbar and Memory Models, 68
   6.3.5 Hardware Constraints, 70

6.4 Compilation 70
   6.4.1 Logic Synthesis, 70
   6.4.2 Physical Mapping, 71
   6.4.3 Debugging Support, 71

6.5 Runtime System 72
   6.5.1 T2: A Symbolic Debugger, 72
   6.5.2 Runtime Library, 73
   6.5.3 Device Driver, 74

6.6 Diagnostics 75

7 A DATA PARALLEL PROGRAMMING MODEL 77

7.1 Introduction 78

7.2 Data-parallel Bit C 80
   7.2.1 dbC Overview, 80
   7.2.2 dbC Example, 81

7.3 Compiling from dbC to Splash 2 82
   7.3.1 Creating a Specialized SIMD Engine, 83
   7.3.2 Generic SIMD Code, 84
   7.3.3 Generating VHDL, 84

7.4 Global Operations 88
   7.4.1 Nearest-Neighbor Communication, 88
Contents

10.2.1 Pattern Recognition Systems, 121
10.2.2 Terminology, 122
10.2.3 Stages in AFIS, 123

10.3 Splash 2 Architecture and Programming Models 125

10.4 Fingerprint Matching Algorithm 125
10.4.1 Minutia Matching, 126
10.4.2 Matching Algorithm, 127

10.5 Parallel Matching Algorithm 128
10.5.1 Preprocessing on the Host, 131
10.5.2 Computations on Splash, 132
10.5.3 VHDL Specification for X0, 133

10.6 Simulation and Synthesis Results 134

10.7 Execution on Splash 2 137
10.7.1 User Interface, 137
10.7.2 Performance Analysis, 137

10.8 Conclusions 139

11 HIGH-SPEED IMAGE PROCESSING WITH SPLASH 2 141

11.1 Introduction 141
11.2 The VTSplash System 142
11.3 Image Processing Terminology and Architectural Issues 143
11.4 Case Study: Median Filtering 150
11.5 Case Study: Image Pyramid Generation 153
11.5.1 Gaussian Pyramid, 154
11.5.2 Two Implementations for Gaussian Pyramid on Splash 2, 155
11.5.3 The Hybrid Pipeline Gaussian Pyramid Structure, 157
11.5.4 The Laplacian Pyramid, 157
11.5.5 Implementation of the Laplacian Pyramid on Splash 2, 159

11.6 Performance 159
11.7 Summary 163

12 THE PROMISE AND THE PROBLEMS 166

12.1 Some Bottom-Line Conclusions 166
12.1.1 High Bandwidth I/O Is a Must, 166
12.1.2 Memory Is a Must, 167
12.1.3 Programming Is Possible, and Becoming More So, 168
12.1.4 The Programming Environment Is Crucial, 168

12.2 To Where from Here? 169
12.3 If Not Splash 3, Then What? 171
  12.3.1 Architectures, 172
  12.3.2 Custom Processors, 173
  12.3.3 Languages, 174
12.4 The "Killer" Applications 177
12.5 Final Words 178

A SPLASH 2 DEVELOPMENT—THE PROJECT MANAGER’S SUMMARY 179

B AN EXAMPLE APPLICATION 186

REFERENCES 190