PART I

BASIC DIGITAL CIRCUITS

...
CHAPTER 1

GATE-LEVEL COMBINATIONAL CIRCUIT

Verilog is a hardware description language. It was developed in the mid-1980s and later transferred to the IEEE (Institute of Electrical and Electronics Engineers). The language is formally defined by IEEE Standard 1364. The standard was ratified in 1995 (referred to as Verilog-1995) and revised in 2001 (referred to as Verilog-2001). Many useful enhancements are added in the revised version. We use Verilog-2001 in this book.

Verilog is intended for describing and modeling a digital system at various levels and is an extremely complex language. The focus of this book is on hardware design rather than the language. Instead of covering every aspect of Verilog, we introduce the key Verilog synthesis constructs by examining a collection of examples. Several advanced topics are examined further in Chapter 7 and detailed Verilog coverage may be explored through the sources listed in the bibliographic section at the end of the chapter.

Although the syntax of Verilog is somewhat like that of the C language, its semantics (i.e., "meaning") is based on concurrent hardware operation and is totally different from the sequential execution of C. The subtlety of some language constructs and certain inherent nondeterministic behavior of Verilog can lead to difficult-to-detect errors and introduce a discrepancy between simulation and synthesis. The coding of this book follows a "bottom-up, safe than buggy" philosophy. Instead of writing quick and short codes, the focus is on style and constructs that are clear and synthesizable and can accurately describe the desired hardware.
In this chapter, we use a simple comparator to illustrate the skeleton of a Verilog program. The description uses only logic operators and represents a gate-level combinational circuit, which is composed of simple logic gates. In Chapter 3, we cover the remaining Verilog operators and constructs and examine the register-transfer level combinational circuits, which are composed of intermediate-sized components, such as adders, comparators, and multiplexers.

1.2. General Description

Consider a 1-bit equality comparator with two inputs, \( a \) and \( b \), and an output, \( eq \). The \( eq \) signal is asserted when \( a \) and \( b \) are equal. The truth table of this circuit is shown in Table 1.1.

Assume that we want to use basic logic gates, which include \( \overline{a} \), \( \overline{b} \), \( ab \), and \( a \cdot \overline{b} \), to implement the circuit. One way to describe the circuit is to use a sum-of-products format. The logic expression is

\[
eq q : = \overline{a} \cdot b + \overline{a} \cdot \overline{b}
\]

One possible Verilog code is shown in Listing 1.1. We examine the language constructs and statements of this code in the following subsections.

Listing 1.1: Gate-level implementation of a 1-bit comparator

```verbatim
module eq1
    // 1/0 ports
    (input wire  a, \( \overline{a} \),
    output wire eq);

    // signal declaration
    wire \( \overline{p0}, p1 \);

    // body
    // sum of two product terms
    assign eq : = p0 + p1;

    // product terms
    assign p0 : = \overline{a} \cdot a;
    assign p1 : = \overline{b} \cdot b;

endmodule
```
The best way to understand an HDL (hardware description language) program is to think in terms of hardware circuits. This program consists of three portions. The I/O port portion describes the input and output parts of the circuit, which are $i_0$ and $i_1$, and $o_0$, respectively. The signal declaration portion specifies the internal connecting signals, which are $p_0$ and $p_1$. The body portion describes the internal organization of the circuit. There are three continuous assignments in this code. Each can be thought of as a circuit part that performs certain simple logical operations. We examine the language constructs and statements of this code in the next section.

The graphical representation of this program is shown in Figure 1.1. The three continuous assignments constitute the three circuit parts. The connections among these parts are specified implicitly by the signal and port names.

1.3.2 BASIC LANGUAGE ELEMENTS AND DATA TYPES

1.3.2.1 Identifiers

An identifier is a unique name for an object, such as $i_0$, $i_1$, or $o_0$. It is composed of letters, digits, the underscore character (\_), and the dollar sign ($\$). It is usually used with a system task or function.

The first character of an identifier must be a letter or underscore. It is a good practice to give an object a descriptive name. For example, mem_addr is more meaningful than mem for a memory address enable signal.

Verilog is a case-sensitive language. Thus, data bus, data bus, and DATA BUS refer to three different objects. To avoid confusion, we should refrain from using the same two case different identifiers.

Keywords are predefined identifiers that are used to describe language constructs. In this book, we use half-spaces type for Verilog keywords, such as module, and module in Listing 1.1.

White spaces: White space, which includes spaces, tabs, and newline characters, is used to separate identifiers and can be used freely in the Verilog code. We can use proper white spaces to format the code and make it more readable.

Comments: A comment is just for documentation purposes and will be ignored by software. Verilog has two forms of comments. A one-line comment starts with $//$, as in

```
  // This is a comment.
```

A multi-line comment is encapsulated between $/*$ and $*/$, as in

```
/* This is a comment.
*/
This is comment line 1.
This is comment line 2.
This is comment line 3. 

In this book, we use italic type for comments, as in the examples above.

1.4 DATA TYPES

1.4.1 Feature encoding scheme

Four basic values are used in most data types:
- 0: for "logic 0", or a false condition
- 1: for "logic 1", or a true condition
- x: for the high-impedance state
- z: for an unknown value

The x value corresponds to the output of a tri-state buffer. The z value is usually used in modeling and simulation, representing a value that is not 0, 1, or x, such as an uninitialized input or output.

1.4.2 Data type groups

Verilog has two main groups of data types: net and variable.

Net group: The data types in the net group represent the physical connections between hardware components. They are used as the outputs of continuous assignments and as the connection signals between different modules. The most commonly used data type in this group is wire. As the name indicates, it represents a connecting wire.

The wire data type represents a 1-bit signal, as in:

```verilog
wire b0, b1; /* two 1-bit signals
```

When a collection of signals is grouped into a bus, we can represent it using a one-dimensional array (vector), as in:

```verilog
wire [7:0] data1, data2; /* 8-bit data
wire [31:0] addr; /* 32-bit address
wire [6:0] data[3]; /* array of 32-bit data
```

While the index range can be either descending (as in [7:0]) or ascending (as in [31:0]), the former is preferred since the least significant position (i.e., 0) corresponds to the MSB of a binary number.

A two-dimensional array is sometimes needed to represent a memory. For example, a 32-by-4 memory (i.e., a memory has 32 words and each word is 4 bits wide) can be represented as:

```verilog
wire [31:0] mem[31:0]; /* 32-by-4 memory
```

The other data types, in the net group, imply certain logical behavior or functionality, such as `wilred` (for wired-and connection) and `supplyd` (for circuit ground connection). We don't use these data types in this book. Verilog 2001 also allows the signed data type, and this issue is discussed in Section 1.3.
Markable grouping: The data types in the variable group represent abstract storage in behavioral modeling and are used in the outputs of procedural assignments. There are two data types in this group: reg, integer, real, time, and realtime. The most commonly used data type in this group is reg and it can be synthesized. The inferred circuit may or may not contain physical storage components. The last three data types can only be used in modeling and simulation, and the use of the integer data type is discussed in Section 7.3.

In Verilog 1995, the variable group is known as the register group. Since this term is the same for a physical hardware register (i.e., a collection of flip-flops), it is changed in 1999 to the Verilog 2001 documentation to avoid confusion. In this book, we use the term variable for the data type, and use the term register for the physical register circuit.

1.4.3 Number representation

An integer constant in Verilog can be represented in various formats. Its general form is

\[
\text{size} \{ \text{size} \} \text{ [base] [value] } \]

The [base] term specifies the base of the number, which can be the following:

- 2 or 0: binary
- 4 or 0: octal
- 8 or 0: hexadecimal
- 10 or 0: decimal

The [value] term specifies the value of the number in the corresponding base. The underscore character ( _ ) can be included for clarity.

The [size] term specifies the number of bits in a number. It is optional. The number is known as a sized number when a [size] term exists and is known as an unsized number otherwise.

Sized number: A sized number specifies the number of bits explicitly. If the size of the value is smaller than the [size] term specified, zeros are padded in front to extend the number, except in several special cases. The x or a value is padded if the MSB of the value is x or a, and the MSB is padded if the signed data type is used. Several sized number examples are shown in the top portion of Table 1.2.

Unsized number: An unsized number omits the [size] term. Its actual size depends on the host computer but must be at least 32 bits. The [size] term can also be omitted if the number is in decimal format. Assume that 32 bits are used in the host machine. Several unsized number examples are shown in the bottom portion of Table 1.2.

1.4.4 Operations

Verilog has about two dozen operators. For the gate-level description, we need only the following bitwise operators: " (not), & (and), | (or), and _ (xor). These operators infer basic gate-level cells. Other operators are discussed in Section 3.2.

1.5 PROGRAM SOLUTION

As its name indicates, UDL is used to describe hardware. When we develop or examine a Verilog code, it is much easier to comprehend if we think in terms of "hardware organization".
rather than "sequential algorithm." More Verilog codes in this book follow the basic skeleton shown in Listing 1.1. It consists of three parts: (1) port declaration, (2) signal declaration, and (3) module body.

### 1.5.1 Port declaration

The module declaration and port declaration of Listing 1.1 are:

```verilog
module eq (input wire in, in,,
               output wire eq);...
```

The IO declaration specifies the names, data types, and names of the module's IO ports. The simplified syntax is:

```verilog
module [module, name] :

   [model] [data, type] [port, name],
   [model] [data, type] [port, name],
   ...

   [model] [data, type] [port, name]
```

The [model] term can be `input`, `output`, or `inout`, which represent the input, output, or bidirectional port, respectively. Note that there is no comma in the last declaration. The [data_type] term can be omitted if it is wire.

Verilog-95/99 port declaration - In Verilog-95, `port names`, `models`, and `data types` are declared separately. For example, the preceding port declaration becomes:

```verilog
module eq (input in, in,,
               output eq);...
```
module eq (i0, i1, eq); // only port names in brackets.
include "module.v";
always @ (posedge i1 or negedge i0)
eq <= (i0 & i1) ? 1 : 0;
endmodule

We do not use this format in this book.

1.8.2 Program body

Unlike a program in the C language, in which the statements are executed sequentially, the program body of a synthesizable Verilog module can be thought of as a collection of circuit parts. These parts are operated in parallel and executed concurrently. There are several ways to describe a part:

- Continuous assignment
- "Always block"
- Module instantiation

The first way to describe a circuit part is by using a continuous assignment. It is useful for simple combinational circuits. Its simplified syntax is:

assign [signal names] = [expression];

Each continuous assignment can be thought of as a circuit part. The signal on the left-hand side is the output and the signals used in the right-hand side expression are the inputs. The expression describes the function of this circuit. For example, consider the statement:

assign eq = p0 || p1;

It is a circuit that performs the or operation. When p0 or p1 changes its value, this statement is activated and the expression is evaluated. The new value is assigned to eq after the propagation delay. There are three continuous assignments in Listing 1.1 and they correspond to the three circuit parts shown in Figure 1.1. Since the assignments correspond to the circuit parts, the order of these statements does not matter.

The second way to describe a circuit part is by using an always block. When abstract procedural assignments are used inside the always block and then by components corresponding to the circuit parts, the order of these assignments is important.

The third way to describe a circuit part is by using module instantiation. Instantiation creates an instance of another module and allows us to incorporate predesigned modules as subsystems of the current module. Instantiation is discussed in Section 1.6.

1.8.3 Signal declaration

The declaration portion specifies the internal signals and parameters used in the module. The internal signals can be thought of as the interconnecting wires between the circuit parts, as shown in Figure 1.1.

The simplified syntax of signal declaration is:

[wire | port | param] [signal name];

Two internal signals are declared in Listing 1.1:

wire p0, p1;
In Verilog, an identifier does not need to be declared explicitly. If a declaration is omitted, it is assumed to be an implicit one. The default data type is wire. We can remove the explicit declarations in Listing 1.1 and the simplified code is shown in Listing 1.2.

```
// no internal signal declaration

// product terms must be placed in front
assign p6 = a & b;  // implicit declaration
assign p1 = a & ~b;  // implicit declaration

// sum of two product terms
assign eq = p6 | p1;
```

Although the code is more compact, it may introduce subtle errors of misspelled identifiers. For clarity and documentation, we always use explicit declarations in this book.

1.6.3 Examples

We can expand the comparator to 2-bit inputs. Let the input be \(a\) and \(b\) and the output be \(a \oplus b\). The \(a\oplus b\) signal is asserted when both bits of \(a\) and \(b\) are equal. The code is shown in Listing 1.3.

```
module eq2, eq2
  // internal signal declaration
  wire p0, p1, p2, p3;

  // sum of product terms
  assign eq2 = p0 | p1 | p2 | p3;

  // product terms
  assign p0 = a & b & (~a & ~b);
  assign p1 = a & (~b) & (~a & b);
  assign p2 = (~a) & b & (~a & ~b);
  assign p3 = (~a) & (~b) & (~a & ~b);
endmodule
```

The inputs \(a\) and \(b\) ports are now declared as a two-element array. Derivation of the architecture body is similar to that of the 1-bit comparator. The \(p0\), \(p1\), \(p2\), and \(p3\) signals represent
Figure 1.2. Construction of a 2-bit comparator from 1-bit comparators.

the results of the four product terms, and the final result, $\text{eqb}$, is the logic expression in sum-of-products format.

1.6 Structural Description

A digital system is frequently composed of several smaller subsystems. This allows us to build a large system from simpler or pre-designed components. Verilog provides a mechanism, known as module instantiation, to perform this task. This type of code is called a structural description.

An alternative to the design of the 2-bit comparator of Section 1.5 is to utilize previously constructed 1-bit comparators as the building blocks. The diagram is shown in Figure 1.2, in which two 1-bit comparators are used to check the two individual bits and their results are fed to an AND cell. The output signal is asserted only when both bits are equal. The corresponding code is shown in Listing 1.4.

Listing 1.4: Structural description of a 2-bit comparator

```verilog
module eq2 (
    input wire [1:0] a, b,
    output wire eqb
);

    // internal signal declaration
    wire eq1, eq2;

    // begin
    // instantiate two 1-bit comparators
    eq1 eq_bit0_unit (i0(a[1]), i1(b[1]), .o(eq(0)));
    eq2 eq_bit1_unit (i0(a[0]), i1(b[0]), .o(eq(1)));

    // if a and b are equal if individual bits are equal
    assign eqb = eq1 & eq2;

endmodule
```

The code includes two module instantiation statements. The simplified syntax of module instantiation is:
The first portion of the statement specifies which component is used. The (module name) term indicates the name of the module and the (instance name) term gives a unique id for an instance. The second portion is port connection, which indicates the connections between the 160 ports of the instantiated module (the lower-level module) and the external signals used in the current module (the higher-level module). This form of mapping is known as connection by name. The order of the port name and signal-name pairs does not matter.

In Listing 1.4, the first component instantiation statement is:

cpl eq btl0[Unit (a[0]), b[0], c[0]);

The eql is the module name defined in Listing 1.1. The port mapping reflects the connections shown in Figure 1.2. The component instantiation statement represents a circuit that is encapsulated in a "black box" where function is defined in another module.

This example demonstrates the close relationship between a block diagram and code. The code is essentially a textual description of a schematic. Although it is a clunky way for humans to comprehend the diagram, it puts all representations into a single HDL framework.

The Xilinx VIP package includes a simple schematic editor utility that can perform schematic capture in graphic format and then convert the diagram into an HDL structural description.

Connections by connection by name: An alternative scheme to associate the ports and external signals is connection by ordered list (sometimes also known as connection by position). In this scheme, the port names of the lower-level module are omitted and the signals of the higher-level module are listed in the same order as the lower-level module's port declaration. With this scheme, the two component instantiation statements in Listing 1.4 can be rewritten as:

cpl eq btl0[Unit (a[0], b[0], c[0]),
cpl eq btl1[Unit (a[1], b[1], c[1]);

Although this scheme makes the code more compact, it is error prone, especially for a module with many external signals. For example, if we modify the code of the lower-level module and switch the order of two ports in the port declaration, all instantiated modules need to be corrected as well. If this is done accidentally during code editing, the altered port order may be left uncorrected during synthesis and leads to difficulties and bugs. We always use the connection by name scheme in this book.

Working with primitives: Working includes a set of predefined primitives that can be instantiated as modules. These primitives correspond to simple gate-level function blocks, such as the AND, OR, and NOT cells. For example, the cpl circuit can be implemented by using simple cells, as shown in Figure 1.3. The corresponding primitive based code is shown in Listing 1.7.
Listing 4.5 Implementation with Verilog primitives

```verbatim
module eq, primitive
input wire x0, x1;
output wire eq;

// Internal signal declaration
wire n0, n1, p0, p1;

// Primitive gate instantiations
and gate1 (x0, x1, n0); // n0 = x0 & x1;
and gate2 (x1, x1, n1); // n1 = x1 & x1;
and gate3 (p0, n0, n0, p0); // p0 = n0 & n0;
and gate4 (p1, n1, n1, p1); // p1 = n1 & n1;
endmodule
```

This form of code is very tedious and can easily be replaced with simple bitwise logical operators. We do not use primitives in this book.

In addition to the predefined primitives, we can also define customized primitives, known as user-defined primitives (UDP's). For example, we can define a 1-bit comparator circuit in a UDP, as shown in Listing 4.6.

Listing 4.6 UDP of a 1-bit comparator

```verbatim
primitive eq,UDP (eq, x0, x1);
output eq;
input x0, x1;

always
// x0, x1 : eq
0 0 : 1;
0 1 : 0;
1 0 : 0;
1 1 : 1;
endtable
```

endprimitive
```
A UHDL is essentially a table-based description of a circuit. The same table can also be described by a case statement (discussed in Section 3.5). We use the latter approach and do not use UHDLs in this book.

1.7 Testing

After code is developed, it can be simulated in a host computer to verify the correctness of the circuit operation and can be synthesized to a physical device. Simulation is usually performed within the same UHDL framework. We create a special program, known as a testbench, to mimic a physical test bench. The sketch of a 2-bit comparator testbench is shown in Figure 1.4. The unit block is the unit under test, the test vector generator block generates testing input patterns, and the assertive block examines the output responses. A simple testbench for the 2-bit comparator is shown in Listing 1.7.

```
Listing 1.7: Testbench for a 2-bit comparator

module eq2_testbench;  // The timescale directive specifies that
if the simulation time unit is 1 ns and
the simulation timestep is 10 ps
	timescale 1 ns/10 ps;

module eq2, testbench;  // signal declaration
reg [1:0] test_in0, test_in1;
wire test_out;

if instantiate the circuit under test
	eq2 eq (test_in0, test_in1, test_out);

// test vector generator
initial begin
	// test vector 1
	est_in0 = 2'0000;
test_in1 = 2'0000;
@ 200ps
	// test vector 2
	est_in0 = 2'0000;
test_in1 = 2'0000;
```

```verilog
$ test vector 3
test_in0 = 2'b01;
test_in1 = 2'b11;
$ 200;

$ test vector 4
test_in0 = 2'b10;
test_in1 = 2'b10;
$ 200;

$ test vector 5
test_in0 = 2'b10;
test_in1 = 2'b00;
$ 200;

$ test vector 6
test_in0 = 2'b11;
test_in1 = 2'b11;
$ 200;

$ test vector 7
test_in0 = 2'b00;
test_in1 = 2'b01;
$ 200;

/* Simp simulation */
end
```

The code consists of a module instantiation statement, which creates an instance of the 2-bit comparator, and an initial block, which presents a sequence of test patterns. The initial block is a special Verilog construct, which is executed once when simulation starts. The statements inside an initial block are executed sequentially. Each test pattern is generated by three statements, as in

```verilog
$ test vector 2
test_in0 = 2'b01;
test_in1 = 2'b00;
$ 200;
```

The first two statements specify the values for the test_in0 and test_in1 signals and the third indicates that the two values will last for 200 time units. The last statement, `Simp simulation`, is a Verilog system function that stops the simulation and returns the control to simulation software.

The code has no monitor. We can observe the input and output waveforms on a simulator's display, which can be treated as a "virtual logic analyzer." The simulated timing diagrams of this testbench is shown in Figure 2.16.

Writing code for a comprehensive test vector generator and a monitor requires detailed knowledge of Verilog. For now, this listing can serve as a testbench template for other combinational circuits. We can substitute the use instance and modify the test patterns accordingly to the new circuit. We provide a review of additional modeling and simulation-related language constructs and demonstrate the construction of a more sophisticated testbench in Section 7.3.
1.4 Bibliographic Notes

A short bibliographic section appears at the end of each chapter to provide some of the most relevant references for further exploration. A comprehensive bibliography is included at the end of the book.


1.5 Unsuggested Exercises

At the end of each chapter, some experiments are suggested as exercises. The exercises help us to better understand the concepts and provide an opportunity to design and debug actual circuits.

1.5.1 Code for spares (redundant) gate circuits

Develop the HDL codes in Experiment 2.9.1. The code can be simulated and synthesized after we complete Chapter 2.

1.5.2 Code for spare level binary decoder

Develop the HDL codes in Experiment 2.9.2. The code can be simulated and synthesized after we complete Chapter 2.