

Contents

Preface ix

CHAPTER 1 Numerical Algebra and Adaptive Array Processing 1

- 1.1 Parallel singular value decomposition of complex matrices using multidimensional CORDIC algorithms 5
S. F. Hsiao and J. M. Delosme (*IEEE Transactions on Signal Processing*, March 1996).
- 1.2 Solving eigenvalue and singular value problems on an undersized systolic array 18
R. Schreiber (*SIAM Journal of Scientific and Statistical Computing*, April 1986).
- 1.3 A systolic array for SVD updating 29
M. Moonen, P. Van Dooren, and J. Vandewalle (*SIAM Journal of Matrix Analysis Applications*, April 1993).
- 1.4 A highly concurrent algorithm and pipelined architecture for solving Toeplitz systems 48
S. Y. Kung and Y. H. Hu (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, February 1983).
- 1.5 A rotation method for computing the QR-decomposition 58
F. T. Luk (*SIAM Journal of Scientific and Statistical Computing*, April 1986).
- 1.6 A novel algorithm and architecture for adaptive digital beamforming 66
P. J. Hargrave, C. R. Ward, and J. G. McWhirter (*IEEE Transactions on Antennas and Propagation*, March 1986).
- 1.7 Systolic array processor for MVDR beamforming 75
J. G. McWhirter and T. J. Shepherd (*Proceedings of the IEEE*, 1989).
- 1.8 Systolic block Householder transformation for RLS algorithm with two-level pipelined implementation 81
K. J. R. Liu, S. F. Hsieh, and K. Yao (*IEEE Transactions on Signal Processing*, April 1992).
- 1.9 A class of square-root and division-free algorithms and architectures for QRD-based adaptive signal processing 94
E. N. Frantzeskakis and K. J. R. Liu (*IEEE Transactions on Signal Processing*, September 1994).
- 1.10 Algorithmic engineering in adaptive signal processing 109
J. G. McWhirter (*Proceedings of the IEEE*, June 1992).

CHAPTER 2 Adaptive Filtering 117

- 2.1 The fast adaptive ROTOR's RLS algorithm 120
J. M. Cioffi (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, April 1990).
- 2.2 Computationally efficient QR decomposition approach to least squares adaptive filtering 143
I. K. Proudler, J. G. McWhirter, and T. J. Shepherd (*Proceedings of the IEEE*, August 1991).
- 2.3 Givens rotation based least-squared lattice and related algorithms 156
F. Ling (*IEEE Transactions on Signal Processing*, July 1991).
- 2.4 Rotation-based RLS algorithms: unified derivations, numerical properties, and parallel implementations 167
B. Yang and J. F. Böhme (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, May 1992).
- 2.5 Recursive triangular array ladder algorithms 183
P. Strobach (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, January 1991).
- 2.6 Delta Levinson and Schur-Type RLS algorithms for adaptive signal processing 198
H. Fan and X. Liu (*IEEE Transactions on Signal Processing*, June 1994).
- 2.7 Systolic array designs for Kalman filtering 209
S. Y. Kung and J. N. Hwang (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, January 1991).

CHAPTER 3 Coding and Data Compression 221

- 3.1 Systolic array processing of the Viterbi algorithm 226
C. Y. Chang and K. Yao (*IEEE Transactions Information Theory*, January 1989).
- 3.2 A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation 237
H. Dawid, G. Fettweis, and H. Meyr (*IEEE Transactions VLSI Systems*, March 1996).
- 3.3 A VLSI design of a pipeline Reed-Solomon decoder 252
H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yeun, and I. S. Reed (*IEEE Transactions Computers*, 1985).
- 3.4 Reed-Solomon VLSI codec for advanced television 262
S. R. Whitaker, J. A. Canaris, and K. B. Cameron (*IEEE Transactions Circuits and Systems for Video Technology*, June 1991).

3.5	Designing high-throughput VLC decoder Part I—Concurrent VLSI architecture	269
	S. F. Chang and D. G. Messerschmitt (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , June 1992).	
3.6	Designing high-throughput VLC decoder Part II—Parallel decoding methods	279
	H. D. Lin and D. G. Messerschmitt (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , June 1992).	
3.7	Design and hardware architecture of high-order conditional entropy coding for images	289
	S. M. Lei, M. T. Sun, and K. H. Tzou (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , June 1992).	
3.8	High-speed VLSI designs for Lempel-Ziv-based data compression	300
	N. Ranganathan and S. Henriques (<i>IEEE Transactions Circuits and Systems II</i> , February 1993).	
3.9	VLSI systolic binary tree-search vector quantizer for image compression	311
	W. C. Fang, C. Y. Chang, B. J. Sheu, O. T. C. Chen, and J. C. Curlander (<i>IEEE Transactions on VLSI Systems</i> , March 1994).	
3.10	Parallel demodulation of multidimensional signals	322
	E. Biglieri (<i>IEEE Transactions on Communications</i> , October 1992).	
CHAPTER 4 Image Processing and Video Technology 329		
4.1	VLSI architectures for video compression—A survey	334
	P. Pirsch, N. Demassieux, and W. Gehrke (<i>Proceedings of the IEEE</i> , February 1995).	
4.2	VLSI for digital television	361
	D. J. Mlynek and J. Kowalczyk (<i>Proceedings of the IEEE</i> , July 1995).	
4.3	Real-time parallel and fully-pipelined two-dimensional DCT lattice structures with application to HDTV systems	377
	C. T. Chiu and K. J. R. Liu (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , March 1992).	
4.4	VLSI architectures for discrete wavelet transforms	389
	K. K. Parhi and T. Nishitani (<i>IEEE Transactions on VLSI Systems</i> , June 1993).	
4.5	A novel modular systolic array architecture for full-search block matching motion estimation	401
	H. Yeo and Y. H. Hu (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , October 1995).	
4.6	Parallel architecture for a pel-recursive motion estimation algorithm	411
	E. D. Frimout, J. N. Driessen, and E. F. Deprettere (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , June 1992).	
4.7	An all ASIC implementation of a low bit-rate video codec	421
	H. Fujiwara, M. L. Liou, M. T. Sun, K. M. Yang, M. Maruyama, K. Shomura, and K. Ohyama (<i>IEEE Transactions on Circuits and Systems for Video Technology</i> , June 1992).	
4.8	Portable video-on-demand in wireless communication	432
	T. H. Meng, B. M. Gordon, E. K. Tsern, and A. C. Hung (<i>Proceedings of the IEEE</i> , April 1995).	
4.9	An efficient ASIC architecture for real-time edge detection	454
	C. Y. Lee, F. V. M. Catthoor, and H. J. De Man (<i>IEEE Transactions on Circuits and Systems</i> , October 1989).	
CHAPTER 5 Digital Signal Processing and Speech Processing 465		
5.1	A multiprocessor architecture for real-time computation of a class of DFT algorithms	469
	V. Milutinovic, J. A. B. Fortes, and L. H. Jamieson (<i>IEEE Transactions on Acoustics, Speech, and Signal Processing</i> , October 1986).	
5.2	A look-up table VLSI design methodology for RNS structures used in DSP applications	478
	M. A. Bayoumi, G. A. Jullien, and W. C. Miller (<i>IEEE Transactions on Circuits and Systems</i> , June 1987).	
5.3	Bit-level systolic architectures for high-performance IIR filtering	490
	S. C. Knowles, R. F. Woods, J. G. McWhirter, and J. V. McCanny (<i>Journal of VLSI Signal Processing</i> , August 1989).	
5.4	VLSI median filters	506
	D. S. Richards (<i>IEEE Transactions on Acoustics, Speech, and Signal Processing</i> , January 1990).	
5.5	Parallel processing architectures for rank order and stack filters	515
	L. E. Lucke and K. K. Parhi (<i>IEEE Transactions on Signal Processing</i> , May 1994).	
5.6	Algorithms and architectures for dynamic programming on Markov chains	527
	W. G. Bliss and L. L. Scharf (<i>IEEE Transactions on Acoustics, Speech, and Signal Processing</i> , June 1989).	
5.7	The graph search machine (GSM): A VLSI architecture for connected speech recognition and other applications	540
	S. C. Glinski, T. M. Lalumia, D. R. Cassiday, T. Koh, C. Gerveshi, G. A. Wilson, and J. Kumar (<i>Proceedings of the IEEE</i> , September 1987).	

- 5.8 Systolic architectures for connected speech recognition **552**
F. Charot, P. Frison, and P. Quinton (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, August 1986).
- 5.9 Integrated circuits for a real-time large-vocabulary continuous speech recognition system **567**
A. Stölzle, S. Narayanaswamy, H. Murveit, J. M. Rabaey, and R. W. Brodersen (*IEEE Journal of Solid-State Circuits*, January 1991).

CHAPTER 6 Neural Network 577

- 6.1 Implementing neural architectures using analog VLSI circuits **581**
M. A. C. Maher, S. P. Deweerth, M. A. Mahowald, and C. A. Mead (*IEEE Transactions on Circuits and Systems*, May 1989).
- 6.2 A systolic neural network architecture for hidden Markov models **590**
J. N. Hwang, J. A. Vlontzos, and S. Y. Kung (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, December 1989).
- 6.3 Massively parallel architectures for large scale neural network simulations **603**
Y. Fujimoto, N. Fukuda, and T. Akabane (*IEEE Transactions on Neural Networks*, November 1992).
- 6.4 Lneuro 1.0: A piece of hardware LEGO for building neural network systems **615**
N. Mauduit, M. Duranton, J. Gobert, and J. A. Sirat (*IEEE Transactions on Neural Networks*, May 1992).
- 6.5 Algorithmic mapping of neural network models onto parallel SIMD machines **623**
W. M. Lin, V. K. Prasanna, and K. W. Przytula (*IEEE Transactions on Computers*, December 1991).
- 6.6 A VLSI neural processor for image data compression using self-organization networks **634**
W. C. Fang, B. J. Sheu, O. T. C. Chen, and J. Choi (*IEEE Transactions on Neural Networks*, May 1992).
- 6.7 An analog implementation of discrete-time CNNs **646**
H. Harrer, J. A. Nossek, and R. Stelzl (*IEEE Transactions on Neural Networks*, May 1992).
- 6.8 The CNN universal machine: An analogic array computer **657**
T. Roska and L. O. Chua (*IEEE Transactions on Circuits and Systems II*, March 1993).