

Contents

Preface vii

CHAPTER 1 Array Processors and Mapping 1

- 1.1 Why systolic architectures? 5
H. T. Kung (*IEEE Computer*, January 1982).
- 1.2 On supercomputing with systolic/wavefront array processors 15
S. Y. Kung (*Proceedings of the IEEE*, July 1984).
- 1.3 Wafer-scale integration and two-level pipelined implementations of systolic arrays 33
H. T. Kung and M. S. Lam (*Journal of Parallel and Distributed Computing*, 1984).
- 1.4 On the design of algorithms for VLSI systolic arrays 65
D. I. Moldovan (*Proceedings of the IEEE*, January 1983).
- 1.5 Regular iterative algorithms and their implementation on processor arrays 73
S. K. Rao and T. Kailath (*Proceedings of the IEEE*, March 1988).
- 1.6 The mapping of linear recurrence equations on regular arrays 84
P. Quinton and V. Van Dongen (*Journal of VLSI Signal Processing*, 1989).
- 1.7 The use of data dependence graphs in the design of bit-level systolic arrays 102
J. V. McCanny, J. G. McWhirter, and S. Y. Kung (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, May 1990).
- 1.8 Matrix computation on systolic-type meshes—An introduction to the multimesh graph method 109
J. H. Moreno and T. Lang (*IEEE Computer*, April 1990).
- 1.9 Optimization of computation time for systolic arrays 129
Y. Wong and J. M. Delosme (*IEEE Transactions on Computers*, February 1992).
- 1.10 MSSM—A design aid for multi-stage systolic mapping 148
Y. T. Hwang and Y. H. Hu (*Journal of VLSI Signal Processing*, May 1992).

CHAPTER 2 Transformations and Design Techniques 169

- 2.1 Algorithm transformation techniques for concurrent processors 172
K. K. Parhi (*Proceedings of the IEEE*, 1989).
- 2.2 Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding 189
K. K. Parhi and D. G. Messerschmitt (*IEEE Transactions on Computers*, February 1991).
- 2.3 Arbitrarily high sampling rate adaptive filters 206
T. H. Meng and D. G. Messerschmitt (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, April 1987).
- 2.4 Pipeline interleaving and parallelism in recursive digital filters—Part I: Pipelining using scattered look-ahead and decomposition 222
K. K. Parhi and D. G. Messerschmitt (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, July 1989).
- 2.5 Pipeline interleaving and parallelism in recursive digital filter, Part II: Pipeline interleaving and parallelism incremental block filtering 241
K. K. Parhi and D. G. Messerschmitt (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, July 1989).
- 2.6 A pipelined adaptive lattice filter architecture 258
N. R. Shanbhag and K. K. Parhi (*IEEE Transactions on Signal Processing*, May 1993).
- 2.7 Dataflow process networks 273
E. A. Lee and T. M. Parks (*Proceedings of the IEEE*, May 1995).

CHAPTER 3 Computer-Aided Design 299

- 3.1 The high-level synthesis of digital systems 302
M. C. McFarland, A. C. Parker, and R. Camposano (*Proceedings of the IEEE*, February 1990).
- 3.2 A silicon compiler for digital signal processing: Methodology, implementation, and applications 320
F. F. Yassa, J. R. Jasica, R. I. Hartley, and S. E. Noujaim (*Proceedings of the IEEE*, September 1987).
- 3.3 Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms 330
H. J. De Man, F. Cathoor, G. Goossens, J. Vanhoof, J. L. van Meerbergen, S. Note, and J. Huisken (*Proceedings of the IEEE*, February 1990).

- 3.4 An integrated CAD system for algorithm-specific IC design **346**
C. B. Shung, R. Jain, K. Rimey, E. Wang, M. B. Srivastava, B. C. Richards, E. Lettang, S. K. Azim, L. Thon, P. N. Hilfinger, J. M. Rabaey, and R. W. Brodersen (*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, April 1991).
- 3.5 Gabriel: A design environment for DSP **362**
E. A. Lee, W. H. Ho, E. E. Goei, J. C. Bier, and S. Bhattacharyya (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, November 1989).
- 3.6 Ptolemy: A framework for simulating and prototyping heterogeneous systems **374**
J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt (*International Journal of Computer Simulation*, April 1994).
- 3.7 Optimal automatic periodic multiprocessor scheduler for fully specified flow graphs **401**
P. R. Gelabert and T. P. Barnwell (*IEEE Transactions on Signal Processing*, February 1993).
- 3.8 Improved force-directed scheduling in high-throughput digital signal processing **432**
W. F. J. Verhaegh, P. E. R. Lippens, E. H. L. Aarts, J. H. M. Korst, J. L. van Meerbergen, and A. van der Werf (*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, August 1995).

CHAPTER 4 System Architecture and Implementation 449

- 4.1 The Warp computer: Architecture, implementation, and performance **453**
M. Annaratone, E. Arnould, T. Gross, H. T. Kung, M. Lam, O. Menzilcioglu, and J. A. Webb (*IEEE Transactions on Computers*, December 1987).
- 4.2 Pipeline interleaved programmable DSPs: Architecture **468**
E. A. Lee and D. G. Messerschmitt (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, September 1987).
- 4.3 The Georgia Tech digital signal multiprocessor **482**
T. P. Barnwell, V. K. Madiseti, and S. J. A. McGrath (*IEEE Transactions on Signal Processing*, July 1993).
- 4.4 Architectural strategies for an application-specific synchronous multiprocessor environment **499**
F. Cathoor, J. M. Rabaey, G. Goossens, J. L. van Meerbergen, R. Jain, H. J. De Man, and J. Vandewalle (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, February 1988).
- 4.5 Asynchronous design for programmable digital signal processors **518**
T. H. Meng, R. W. Brodersen, and D. G. Messerschmitt (*IEEE Transactions on Signal Processing*, April 1991).
- 4.6 CORDIC-based VLSI architectures for digital signal processing **532**
Y. H. Hu (*IEEE Signal Processing*, July 1992).
- 4.7 Low-power CMOS digital design **551**
A. P. Chandrakasan, S. Sheng, and R. W. Brodersen (*IEEE Journal of Solid State Circuits*, April 1992).
- 4.8 DSP system integration and prototyping with FPGAs **562**
J. Isoaho, J. Pasanen, O. Vainio, and H. Tenhunen (*Journal of VLSI Signal Processing*, August 1993).

CHAPTER 5 Fault Tolerance in VLSI Signal Processing 581

- 5.1 Algorithm-based fault-tolerance for matrix operations **585**
K. H. Huang and J. A. Abraham (*IEEE Transactions on Computers*, June 1984).
- 5.2 Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures **596**
J. Y. Jou and J. A. Abraham (*Proceedings of the IEEE*, May 1986).
- 5.3 Fault-tolerant FFT network **606**
J. Y. Jou and J. A. Abraham (*IEEE Transactions on Computers*, May 1988).
- 5.4 Dynamic range, stability, and fault-tolerant capability of finite-precision RLS systolic array based on Givens rotation **620**
K. J. R. Liu, S. F. Hsieh, K. Yao, and C. T. Chiu (*IEEE Transactions on Circuits and Systems*, June 1991).
- 5.5 System level reliability in convolution computation **632**
G. R. Redinbo (*IEEE Transactions on Acoustics, Speech, and Signal Processing*, August 1989).
- 5.6 Fast fault-tolerant digital convolution using a polynomial residue number system **644**
P. E. Beckmann and B. R. Musicus (*IEEE Transactions on Signal Processing*, July 1993).
- 5.7 A taxonomy of reconfiguration techniques for fault-tolerant processor arrays **657**
M. Chean and J. A. B. Fortes (*IEEE Computer*, January 1990).