

INDEX

A

Adder, 239-244, 277-283, 290, 291
 BCD, 147, 148
ALU, 116-123, 143-145, 210-212
always, 161, 168, 169
and, 48-50
Array of instances, 66
ASIC, 4
assign, 128, 225-230
Assignment, 12
 blocking, 201-204
 concurrent, 201
 continuous, 127-130
 and delays, 133, 134
 and nets, 131
 and strengths, 132
 nonblocking, 201-204
 and delays, 204, 205
 procedural, 160, 161
 with delays, 184-187
 procedural continuous, 227, 228
 sequential, 161
 vector, 135
automatic, 285, 286

B

begin, 28, 161-163
Bidirectional pass switch, 328-329
Block
 disabling, 244-249
 named, 163
 nesting, 163
buf, 51-52
Buffer, 51-52

bufif0, 64, 65
bufif1, 64, 65
Bus switcher, 151, 152, 329-331

C

C language, 13, 16, 159, 219
case, 205-210
Case sensitivity, 31
casex, 210-212
casez, 210-212
Clock, 184, 254, 255
cmos, 318-321
CMOS
 NOR gate, 312-314
 switch, 318-321
Comment, 33, 34
Comparator, 67-69
Compiler directive, 385-392
 define, 385
Concatenation, 135
Contention resolution, 102-109,
 334-337
Counter, 170-179, 224, 225, 232,
 234
 ring, 152-156

D

Data types, 40, 41
deassign, 225-230
default, 205-210
defparam, 42, 340
Delay, 15, 28, 91-102, 133, 134
 assigning, 184-187, 191
 conditional, 359-361

- distributed, 348
- gate, 94-99
- intra-assignment, 187, 188
- net, 92-94
- path, 348-371
- pin to pin, 348-371
- propagation, 97
- with tri-state gates, 99-102
- zero, 191

Demux, 222-224, 227, 228

Design description

- levels, 11
 - behavioral, 13, 14
 - circuit, 11
 - data flow, 12
 - gate, 12

disable, 244-249

display, 44, 374-378

Distributed delay, 348

Dynamic shift register, 325-327

E

else, 219-225

end, 28, 161-163

endcase, 205-210

endfunction, 274

endmodule, 18, 50

endprimitive, 293

endspecify, 348-361

endtable, 293

endtask, 286-287

Escaped identifiers, 32, 33

Event, 38, 169, 170, 266-268

Expression

- bit width, 150, 151

F

Finish, 29, 45, 381

Finite State Machine, 418-432

- Mealy machine, 427-432
- Moore machine, 419-427

Flip-flop

- clocked, 181, 182
- D, 86-88, 183, 228-235

- edge-triggered, 88-91, 153, 154, 300, 301
 - RS, 83-86

for, 238-244

- loop flowchart, 238

force, 261-265

forever, 254-258

fork, 258-261

FPGA, 7

Full adder, 71-72, 294-296

function, 273, 274

Function, 274

- recursive, 284-286
- scope, 284

G

Gates

- resistive, 308
- tri-state, 64-66

H

Half adder, 70-71

Hardware

- trade off with speed, 283, 284

HDL, 3, 9

Hierarchical access, 14, 56-62, 361-362, 393-404

Hierarchical name, 375-377

I

Identifier, 32

if, 219-225

- loop flowchart, 220

if-else, 219-225

- loop flowchart, 221

initial, 28, 161, 164, 165

inout, 17, 50

input, 17, 50

Instantiation, 19-21

integer, 34-36

Inverter

- CMOS, 311, 312
- NMOS, 317, 318

J**join**, 258-261**K**

Keyword, 31, 32

L**large**, 106latch, 152, 153, 183, 298, 299
with NAND gates, 81

Level

behavioral level, 159, 160
data flow level, 127
gate level, 47-80
RTL, 14
switch level, 305Lexical tokens, 17, 31
comment, 33, 34
identifier, 32, 33
keyword, 31, 32
number, 34-38
operator, 43
string, 36-38
white space, 33

Logic values, 38

M**Macromodule**, *see module***medium**, 39, 106

Memory, 43

Microcontroller design, 433-441

Modeling, *see Level***module**, 16-18, 50

Module

path, 349-371
stimulus, 18, 54, 55
structure, 16-21, 50
test bench, 18**monitor**, 29, 44, 380, 381

Multiple always blocks, 194-197

Multiple initial blocks, 167

Mux, 73-79, 122, 146

N**nand**, 51, 52**negedge**, 169, 170

Net, 40, 131

charge, 106, 107
types, 109-115**nmos**, 306

NMOS inverter, 317, 318

nor, 51, 52**not**, 51, 52**notif0**, 64, 65**notif1**, 64, 65

Number, 34-38

integer, 34-36
real, 36
sign, 35, 36**O**

Operand, 160

Operation, 160

Operator, 43, 136-150, 160

algebraic
arithmetic, 137, 138
binary, 137, 138
equality, 139
logical, 138-140
modulus
precedence, 148-150
relational, 138, 139
shift, 141
ternary, 141-143
unary, 137**or**, 51, 52**output**, 17, 50**P**

Parallel blocks, 258-261

parameter, 42, 341-347, 372

Parameter, 42, 43, 339, 340

assignment, 341-347
declaration, 341-347

- module, 371-373
- over-riding, 342-347
- type, 347
- Parity bit generation, 274- 277
- Path delay, 348-371
 - conditional, 359-361
 - edge sensitive, 364-366
- PLA, 416
- PLD, 414-418
- PLI, 16
- pmos**, 307
- Port, 16, 21
- posedge**, 169, 170
- primitive**, 293
- Primitive, 12
 - gate, 47-52, 81
 - user defined, 292-302
- Programmable Logic Device, 414-418
 - programming, 416-418
- Programmable Logic Interface, 16
- pull0**, 39
- pull1**, 39
- pulldown**, 309-311
- pullup**, 309-311
- Pulse filtering, 367-371

Q

- Queue, 407-413

R

- RAM cell, 321-325, 331-333
- rcmos**, 328
- real**, 41
- realtime**, 388, 389
- reg**, 41
- release**, 261-265
- repeat**, 236, 237
- Ring counter, 152-156
- rnmos**, 308
- rpmos**, 308
- RS latch, 83-84
- Rtran**, 328
- rtranif0**, 328

- rtranif1**, 328

S

- Scalar, 41,42
- Shift register, 179-181
 - dynamic, 325-327
- Simulation, 7, 24, 25, 28, 214, 215
 - concurrency, 13
- small**, 39, 106
- specify**, 348-361
- specparam**, 340, 351-352
- stop**, 45, 165, 381
- Stratified event queue, 215, 216
- Strength, 38-40, 102-109, 132
 - task for display, 377, 378
- String, 36-38
- Strobe**, 378, 379
- strong0**, 39
- strong1**, 39
- supply0**, 39, 115
- supply1**, 39, 115
- Switch primitive
 - bi-directional, 328-333
 - CMOS, 311-312, 318-321
 - NMOS, 306
 - PMOS, 307
 - resistive, 308
 - with delay, 333, 334
- Synthesis, 7, 14, 25-27
- System function, 16, 381-383
 - file related, 383-385
 - for random number, 381-383
- System task, 16, 44, 45, 374-381
 - file related, 383-385
 - for display, 44, 45
 - for output, 44, 45
 - timescale related, 386-392

T

- table**, 293
- task**, 286-287
 - enabling, 286
 - structure, 287
- Test

- functional, 14, 15
- timing, 14
- Test bench, 14, 18, 27, 54, 55
- time**, 388, 389
 - simulation time
- Time scale, 386-392
 - default, 388
- Time step, 28
- Tokens, *see* Lexical tokens
- tran**, 328
- tranif0**, 328
- tranif1**, 328
- tri**, 40, 113
- tri0**, 114
- tri1**, 114
- triand**, 113
- trior**, 113
- trireg**, 38, 106

U

- UDP, *see* User Defined Primitive
- User Defined Primitive
 - combinational, 292-294
 - instantiation, 295
 - with delay, 302
 - sequential, 297, 298

V

- Variable, 41
 - local, 164
- Vector, 41, 42, 135
- VHDL, 9

W

- wait**, 192-195
- wand**, 109, 110
- weak0**, 39
- weak1**, 39
- while**, 249-254
 - loop flowchart, 249
- White space, 33
- wire**, 40
- wor**, 111-113
- write**, 224, 374

X

- xnor**, 51, 52
- xor**, 51, 52

Z

- Zero delay, 191