
Contents

Preface xiii

Chapter 1 Introduction 1

José Pineda de Gyvez

References 7

Chapter 2 Defect Monitoring and Characterization 9

Eric Bruls

2.1 Market Developments 9

2.2 Price 9

2.3 Quality and Reliability 10

2.4 IC Manufacturing Defects 11

2.4.1 IC Development Flow 12

2.4.2 The Manufacturing Process 15

2.4.3 Defect Mechanisms 19

2.5 Defect Monitoring 21

2.5.1 Global Defects 22

2.5.2 Local Defects 24

2.6 Defect Modeling 29

2.6.1 Global Defects 29

2.6.2 Local Defects 31

2.7 Summary 39

2.8 Exercises 40

References 41

Chapter 3 Digital CMOS Fault Modeling and Inductive Fault Analysis 43

Manoj Sachdev

3.1 Introduction 43

- 3.1.1 Quality and Reliability Awareness 44
- 3.1.2 Role of Testing in Quality Improvement 44

3.2 Objectives of Fault Modeling 45

3.3 Levels of Fault Modeling 46

- 3.3.1 Logic-Level Fault Modeling 47
- 3.3.2 Transistor-Level Fault Modeling 53
- 3.3.3 Layout-Level Fault Modeling 60
- 3.3.4 Functional-Level Fault Modeling 60
- 3.3.5 Delay Fault Models 61
- 3.3.6 Leakage Fault Models 63
- 3.3.7 Temporary Faults 64

3.4 Inductive Fault Analysis 65

- 3.4.1 The Defect–Fault Relationship 66
- 3.4.2 IC Design and Layout-Related Defect Sensitivity 68
- 3.4.3 Basic Concepts of IFA 69
- 3.4.4 Practical Experiences with IFA 71
- 3.4.5 The IFA: Strengths and Weaknesses 77

3.5 Summary 77

References 78

Chapter 4 Functional Yield Modeling 85

Gary C. Cheek and Geoff O'Donoghue

4.1 Introduction 85

4.2 Basic Yield Statistics: Random Defects 86

- 4.2.1 Yield Model Derivations 89

4.3 Classes of Yield Models 94

- 4.3.1 Class I Yield Models 94
- 4.3.2 Class II Yield Models 95
- 4.3.3 Class III Yield Models 96
- 4.3.4 Class IV Yield Models 99

4.4 Yield Model Components 99

- 4.4.1 Defect Density Term in Yield Models 100
- 4.4.2 Area Term in Yield Models 103
- 4.4.3 Probability of Fail 104
- 4.4.4 Computation of Critical Area 106
- 4.4.5 The Y_0 Term in Yield Models 107

4.5 Applications of Functional Yield Models 108

- 4.5.1 Low-Yield Cutoff and Chip Costing 109
- 4.5.2 Spatial Yield Distributions: Y_0 110
- 4.5.3 Yield Distributions 110
- 4.5.4 Critical Area in Product Design: SRAM Example 111

- 4.5.5 Critical Area in Yield Calculation 113
- 4.5.6 Use of Yield Models for Scaling Applications 113
- 4.6 Summary 115**
- 4.7 Exercises and Solutions 115**
- References 118**

Chapter 5 Critical Area and Fault Probability Prediction 121

D. M. H. Walker

- 5.1 Introduction 121**
- 5.2 Theoretical Background 124**
- 5.3 Contamination to Defect Mapping 125**
- 5.4 Defect to Fault Mapping 126**
 - 5.4.1 Geometrical Methods 126
 - 5.4.2 Monte Carlo Methods 132
 - 5.4.3 Combined Methods 135
 - 5.4.4 Three-Dimensional Defects 136
 - 5.4.5 Spatial Clustering Within Chips 137
 - 5.4.6 Circuit Model Issues 137
- 5.5 Hierarchical Defect to Fault Mapping 138**
 - 5.5.1 Identification of Nonoverlapping Layout Areas 139
 - 5.5.2 Hierarchical Circuit Extraction of Nonoverlapping Layout 140
 - 5.5.3 Hierarchical Defect to Fault Mapping of Nonoverlapping Layout 141
 - 5.5.4 Global Fault Reporting 141
- 5.6 Fault to Failure Mapping 142**
- 5.7 Applications 142**
 - 5.7.1 Yield Prediction 142
 - 5.7.2 Redundancy Analysis 143
 - 5.7.3 Test Generation 144
 - 5.7.4 Process Diagnosis and Monitoring 144
 - 5.7.5 Design for Manufacturability 145
- 5.8 Summary and Research Directions 146**
- 5.9 Exercises and Solutions 147**
- References 148**

Chapter 6 Statistical Methods of Parametric Yield and Quality Enhancement 157

Maciej Styblinski

- 6.1 Problems and Methodologies of Statistical Circuit Design 158**
- 6.2 Circuit Variables, Parameters, and Performances 158**
 - 6.2.1 Designable Parameters 159
 - 6.2.2 Random Variables 159

- 6.2.3 Circuit (Simulator) Variables 159
- 6.2.4 Circuit Performance 160
- 6.3 Statistical Modeling of Circuit (Simulator) Variables 161**
 - 6.3.1 Passive Discrete RLC Elements 161
 - 6.3.2 Passive Integrated RLC Elements 162
 - 6.3.3 Single Active Device Modeling for Discrete and Integrated Circuits 162
 - 6.3.4 Global and Local (Mismatch) Models for Integrated Circuits 164
- 6.4 Acceptability Regions 166**
 - 6.4.1 Methods of Acceptability Region Approximation 168
- 6.5 Parametric Yield 171**
- 6.6 Indirect Methods of Yield Enhancement 175**
 - 6.6.1 Simplicial Approximation-Based Design Centering 176
 - 6.6.2 Worst-Case Distance-Driven Design Centering 177
 - 6.6.3 Performance Space-Oriented Design Centering 178
- 6.7 Statistical Methods of Yield Optimization 180**
 - 6.7.1 Problem Classification 180
 - 6.7.2 Large-Sample versus Small-Sample Methods 181
 - 6.7.3 Using Standard Deterministic Optimization Algorithms 182
 - 6.7.4 Large-Sample Heuristic Methods for Discrete Circuits 183
 - 6.7.5 Large-Sample, Derivative-Based Methods for Discrete Circuits 184
 - 6.7.6 Large-Sample, Derivative-Based Method for Integrated Circuits 188
 - 6.7.7 Small-Sample, Stochastic Approximation-Based Methods for Discrete Circuits 191
 - 6.7.8 Small-Sample, Stochastic Approximation Methods for Integrated Circuits 196
 - 6.7.9 Case Study: Process Optimization for Manufacturing Yield Enhancement 199
- 6.8 Design for Quality 201**
 - 6.8.1 Generalized Formulation of Yield, Variability, and Taguchi Circuit Optimization Problems 202
 - 6.8.2 Propagation of Variance Method 205
- 6.9 Conclusion 210**
- References 210**

Chapter 7 Architectural Fault Tolerance 217

S. K. Tewksbury

- 7.1 Introduction 217**
 - 7.1.1 Use of Known-Faulty Components When Manufacturing an Electronic System 218
 - 7.1.2 Large-Area Integrated Circuits 219
 - 7.1.3 In-Service Failures 220
 - 7.1.4 Difficulty of Repair 221
 - 7.1.5 Selective Fault Tolerance 221

- 7.2 Local Fault Tolerance 223**
 - 7.2.1 Modular Redundancy 223
 - 7.2.2 Error Correcting Codes 227
 - 7.2.3 Algorithm-Based Fault Tolerance 232
- 7.3 Global Reconfiguration 234**
 - 7.3.1 Reconfigurable Arrays of Computation Cells 235
 - 7.3.2 Two-Dimensional Arrays 241
 - 7.3.3 Self-Reconfiguration Algorithms for Two-Dimensional Arrays 243
 - 7.3.4 Replacement of Full Rows (Columns) by Spare Rows (Columns) 246
- 7.4 Physical Switch Technologies for Reconfiguration 248**
 - 7.4.1 Electronically Programmable Reconfiguration 249
 - 7.4.2 Physical Restructuring of Interconnections 255
- 7.5 Summary 260**
References 260

Chapter 8 Design for Test and Manufacturability 269

Dhiraj Pradhan and Adit Singh

- 8.1 Introduction 269**
 - 8.1.1 The Basic Problems of Testing 269
- 8.2 Testing for Stuck-at Faults 270**
 - 8.2.1 Limitations of the Stuck-at Fault Model 272
- 8.3 Test Coverage and Defect Levels 274**
- 8.4 Quality Screening Based on Defect Clustering 276**
 - 8.4.1 Binning for Low Defect Levels 277
 - 8.4.2 Analysis 278
 - 8.4.3 Test Transparency Function 281
 - 8.4.4 Numerical Results 283
- 8.5 Applications 284**
References 285

Chapter 9 Testing Solutions for MCM Manufacturing 287

Yervant Zorian

- 9.1 Introduction 287**
- 9.2 MCM Testing Problem 289**
 - 9.2.1 Wafer and Bare Die Test 290
 - 9.2.2 Substrate Testing 292
 - 9.2.3 MCM Assembly Testing and Repair 292
- 9.3 A Structured Testability Approach 293**
 - 9.3.1 The Bare Dies Test Procedure 294
 - 9.3.2 The Assembled MCM Test and Diagnosis Procedure 294
- 9.4 Chip-Level Structured Testability Inclusion 298**

9.5 Module-Level Testability Needs 300

9.6 Conclusion 301

References 301

Index 305

About the Editors 315