

# Contents

**Preface** xiii

**Acknowledgments** xix

**List of Figures** xxi

**List of Tables** xxv

## **CHAPTER 1 Introduction** 1

- 1.1 Fundamental Definitions 1
- 1.2 Elements of the Electromagnetic Environment 2
- 1.3 Nature of Interference 4
- 1.4 Regulatory Requirements—North America 5
- 1.5 Regulatory Requirements—Worldwide 6
- 1.6 Standards 7
  - 1.6.1 Basic Standards 7
  - 1.6.2 Generic Standards 8
  - 1.6.3 Product Family Standards 8
  - 1.6.4 Classification of ITE Products 9
- 1.7 Emission Requirements 9
- 1.8 Immunity Requirements 10
- 1.9 Additional Regulatory Requirements—North America 11
- 1.10 Supplemental Information 11
- References 12

**CHAPTER 2 Printed Circuit Board Basics 13**

- 2.1 Hidden RF Characteristic of Passive Components 14
- 2.2 How and Why RF Energy Is Developed Within the PCB 15
- 2.3 Magnetic Flux and Cancellation Requirements 18
- 2.4 Routing Topology Configurations 19
  - 2.4.1 Microstrip 19
  - 2.4.2 Stripline 19
- 2.5 Layer Stackup Assignment 21
  - 2.5.1 Single-Sided Assembly 22
  - 2.5.2 Double-Sided Assembly 24
  - 2.5.3 Four-Layer Stackup 27
  - 2.5.4 Six-Layer Stackup 30
  - 2.5.5 Eight-Layer Stackup 33
  - 2.5.6 Ten-Layer Stackup 35
- 2.6 Radial Migration 39
- 2.7 Common-Mode and Differential-Mode Currents 39
  - 2.7.1 Differential-Mode Currents 40
  - 2.7.2 Common-Mode Currents 41
- 2.8 RF Current Density Distribution 42
- 2.9 Grounding Methodologies 43
  - 2.9.1 Single-Point Grounding 44
  - 2.9.2 Multipoint Grounding 45
- 2.10 Ground and Signal Loops (Excluding Eddy Currents) 47
- 2.11 Aspect Ratio—Distance Between Ground Connections 48
- 2.12 Image Planes 51
- 2.13 Slots Within an Image Plane 55
- 2.14 Functional Partitioning 57
- 2.15 Critical Frequencies ( $\lambda/20$ ) 59
- 2.16 Logic Families 60
  - 2.16.1 Edge Rate Transitions 61
  - References 60

**CHAPTER 3 Bypassing and Decoupling 65**

- 3.1 Review of Resonance 66
  - 3.1.1 Series Resonance 67
  - 3.1.2 Parallel Resonance 67
  - 3.1.3 Parallel *C-Series RL* Resonance (Antiresonant Circuit) 68
- 3.2 Physical Characteristics 68
  - 3.2.1 Impedance 68
  - 3.2.2 Capacitor Types 69
  - 3.2.3 Energy Storage 69
  - 3.2.4 Resonance 71
- 3.3 Capacitors in Parallel 75
- 3.4 Power and Ground Planes 76
  - 3.4.1 Calculating Power and Ground Plane Capacitance 77

- 3.4.2 Combined Effects of Planar and Discrete Capacitors 79
- 3.4.3 Buried Capacitance 79
- 3.5 Placement 81
  - 3.5.1 Power Planes 81
  - 3.5.2 Equivalent Circuit Model of a PCB 82
  - 3.5.3 Decoupling Capacitors 82
  - 3.5.4 Single- and Double-Sided Assemblies 86
  - 3.5.5 Mounting Pads 86
  - 3.5.6 Microvias 88
- 3.6 How to Properly Select a Capacitor 89
  - 3.6.1 Bypass and Decoupling 89
  - 3.6.2 Capacitive Effects on Signal Traces 91
  - 3.6.3 Bulk 94
- References 96

## **CHAPTER 4 Clock Circuits, Trace Routing, and Terminations 99**

- 4.1 Creating Transmission Lines Within a PCB 99
- 4.2 Topology Configurations 101
  - 4.2.1 Microstrip Topology 101
  - 4.2.2 Embedded Microstrip Topology 102
  - 4.2.3 Single-Stripline Topology 104
  - 4.2.4 Dual or Asymmetric Stripline Topology 105
  - 4.2.5 Differential Microstrip and Stripline Topology 106
- 4.3 Propagation Delay and Dielectric Constant 111
- 4.4 Capacitive Loading of Signal Traces 112
- 4.5 Component Placement 114
- 4.6 Impedance Matching—Reflections and Ringing 116
- 4.7 Calculating Trace Lengths (Electrically Long Traces) 117
- 4.8 Trace Routing 122
  - 4.8.1 Single-Ended Transmission Lines 122
  - 4.8.2 Differential Pair Signaling 124
- 4.9 Routing Layers 126
  - 4.9.1 Which Layers to Route Traces On 126
  - 4.9.2 Layer Jumping—Use of Vias 129
- 4.10 Crosstalk 131
  - 4.10.1 Description of Crosstalk 131
  - 4.10.2 Design Techniques to Prevent Crosstalk 134
- 4.11 Trace Separation and the *3-W Rule* 136
- 4.12 Guard/Shunt Traces 137
- 4.13 Trace Termination 141
  - 4.13.1 Series Termination 143
  - 4.13.2 End Termination 144
  - 4.13.3 Parallel Termination 145
  - 4.13.4 Thevenin Network 145
  - 4.13.5 AC Network 147
  - 4.13.6 Diode Network 147

- 4.13.7 Differential or Paired Signaling 149
- References 150

## **CHAPTER 5 Interconnects and I/O 151**

- 5.1 Partitioning 152
  - 5.1.1 Functional Subsystems 152
  - 5.1.2 Quiet Areas 152
  - 5.1.3 Internal Radiated Noise Coupling 153
- 5.2 Isolation and Partitioning (Moating) 154
  - 5.2.1 Method 1: Moating 155
  - 5.2.2 Method 2: Bridging in a Moat—Partitioning 157
- 5.3 Filtering and Grounding 159
  - 5.3.1 Filtering 159
  - 5.3.2 Why I/O Cables and Interconnects Radiate 162
  - 5.3.3 Grounding (I/O Connector) 163
- 5.4 Local Area Network I/O Layout 164
- 5.5 Video 167
- 5.6 Audio 171
  - References 173

## **CHAPTER 6 Electrostatic Discharge Protection 175**

- 6.1 Introduction 175
- 6.2 Triboelectric Series 176
- 6.3 Failure Modes from an ESD Event 176
- 6.4 Design Techniques for ESD Protection 180
  - 6.4.1 Single- and Double-Sided PCBs 181
  - 6.4.2 Multilayer PCBs 183
- 6.5 Guard Band Implementation 188
  - References 190

## **CHAPTER 7 Backplanes, Ribbon Cables, and Daughter Cards 193**

- 7.1 Basics 193
- 7.2 Connector Pinout Assignment 194
- 7.3 AC Chassis Planes 195
- 7.4 Backplane Construction 195
- 7.5 Interconnects 200
- 7.6 Mechanical 202
- 7.7 Signal Routing 203
- 7.8 Trace Length/Signal Termination 203
- 7.9 Crosstalk 204
- 7.10 Ground Loop Control 207
- 7.11 Ground Slots in Backplanes 207
  - References 209

**CHAPTER 8 Additional Design Techniques 211**

- 8.1 Localized Planes 211
  - 8.1.1 Localized Decoupling Capacitor Implementation 213
- 8.2 20-H Rule 214
- 8.3 Trace Routing for Corners 220
  - 8.3.1 Time Domain Analysis 221
  - 8.3.2 Frequency Domain Analysis 223
  - 8.3.3 Summary of Effects from Right-Angle Corners 224
- 8.4 Selecting Ferrite Components 224
- 8.5 Grounded Heatsinks 227
- 8.6 Lithium Battery Circuits 232
- 8.7 BNC Connectors 232
- 8.8 Creepage and Clearance Distances 233
- 8.9 Current-Carrying Capacity of Copper Traces 238
- 8.10 Film 241
  - References 246

**APPENDIX A** Summary of Design Techniques 247

**APPENDIX B** International EMC Requirements 273

**APPENDIX C** The Decibel 285

**APPENDIX D** Conversion Tables 289

**BIBLIOGRAPHY AND REFERENCES 295**

**INDEX 301**

**ABOUT THE AUTHOR 307**



# List of Figures

<b>Figure 1.1</b>	Items Associated with the Three Elements of the EMI Environment. . . . .	3
<b>Figure 1.2</b>	Variants of EMI coupling paths. . . . .	4
<b>Figure 2.1</b>	Component characteristic at RF frequencies. . . . .	14
<b>Figure 2.2</b>	Closed-loop circuit. . . . .	17
<b>Figure 2.3</b>	Frequency representation of a closed-loop circuit. . . . .	18
<b>Figure 2.4</b>	Example of a PCB stackup configuration. . . . .	20
<b>Figure 2.5</b>	Microstrip and stripline topology configurations. . . . .	21
<b>Figure 2.6</b>	Single-sided layout—"very poor design concept." . . . . .	24
<b>Figure 2.7</b>	Single-layer stackup with radial structure for power routing and flow migration. . . . .	25
<b>Figure 2.8</b>	Two-layer PCB with power and ground grid structure. . . . .	26
<b>Figure 2.9</b>	Enhanced double-sided routing to accommodate RF return currents. . . . .	27
<b>Figure 2.10</b>	Example why two-layer stackups are not efficient for removing RF energy. . . . .	28
<b>Figure 2.11</b>	Four-layer stackup assignment—two configurations. . . . .	28
<b>Figure 2.12</b>	Four-layer stackup assignment—alternation configuration. . . . .	29
<b>Figure 2.13a</b>	Six-layer stackup assignment—configuration 1. . . . .	30
<b>Figure 2.13b</b>	Six-layer stackup assignment—configuration 2. . . . .	31
<b>Figure 2.13c</b>	Six-layer stackup assignment—configuration 3. . . . .	32
<b>Figure 2.14a</b>	Eight-layer stackup, configuration 1. . . . .	33
<b>Figure 2.14b</b>	Eight-layer stackup, configuration 2. . . . .	35
<b>Figure 2.15a</b>	Ten-layer stackup, sample configuration. . . . .	36
<b>Figure 2.15b</b>	Ten-layer stackup, sample configuration. . . . .	37
<b>Figure 2.16</b>	Radial migration concept. . . . .	39
<b>Figure 2.17</b>	Partitioning the PCB in regards to radial migration. . . . .	40
<b>Figure 2.18</b>	Common- and differential-mode current configurations. . . . .	40
<b>Figure 2.19</b>	RF current return path and distance spacing. . . . .	42
<b>Figure 2.20</b>	Current density distribution from trace to reference plane. . . . .	43
<b>Figure 2.21</b>	Field distribution for microstrip/stripline and co-planar strips. . . . .	43
<b>Figure 2.22</b>	Single-point grounding methods. . . . .	44
<b>Figure 2.23</b>	Multipoint grounding. . . . .	44
<b>Figure 2.24</b>	Hybrid (frequency selective) grounding configurations. . . . .	45
<b>Figure 2.25</b>	Resonance in a multipoint ground to chassis. . . . .	46
<b>Figure 2.26</b>	Ground loop control. . . . .	48
<b>Figure 2.27</b>	Example of aspect ratio. . . . .	49
<b>Figure 2.28</b>	Creative technique for providing multipoint ground connection. . . . .	50
<b>Figure 2.29</b>	Image plane concept. . . . .	52
<b>Figure 2.30</b>	Poor stackup assignment—no image plane for middle stripline layer. . . . .	53

<b>Figure 2.31</b>	Image plane violation with traces. . . . .	54
<b>Figure 2.32</b>	Loop areas with vias in the image plane. . . . .	54
<b>Figure 2.33</b>	Ground loops when using through-hole components (slots in planes). . . . .	56
<b>Figure 2.34</b>	Crossing a slot and allowing RF return current to pass. . . . .	56
<b>Figure 2.35</b>	Functional grouping and multipoint grounding implementation. . . . .	58
<b>Figure 2.36</b>	Functional partitioning. . . . .	59
<b>Figure 2.37</b>	Output switching time versus propagation delay. . . . .	61
<b>Figure 3.1</b>	Physical characteristics of a capacitor with leads. . . . .	66
<b>Figure 3.2</b>	Series resonant circuit. . . . .	67
<b>Figure 3.3</b>	Parallel resonant circuit. . . . .	68
<b>Figure 3.4</b>	Parallel C—series RL resonant circuit. . . . .	68
<b>Figure 3.5</b>	Magnitude of impedance due to different dielectric material. . . . .	72
<b>Figure 3.6</b>	Self-resonant frequency of through-hole capacitors. . . . .	73
<b>Figure 3.7</b>	Self-resonant frequency of SMT capacitors. . . . .	74
<b>Figure 3.8</b>	Resonant effect from two capacitors in parallel. . . . .	76
<b>Figure 3.9</b>	Decoupling effects of power ground planes with discrete capacitors. . . . .	80
<b>Figure 3.10</b>	Implementation of buried capacitance. . . . .	81
<b>Figure 3.11</b>	Equivalent representation of a PCB. . . . .	83
<b>Figure 3.12</b>	Power distribution model for loop control. . . . .	83
<b>Figure 3.13</b>	Retrofit decoupling capacitor—DIP mounting style. . . . .	84
<b>Figure 3.14</b>	Various mounting methodologies. . . . .	85
<b>Figure 3.15</b>	Placement of decoupling capacitors, single- and double-sided board. . . . .	87
<b>Figure 3.16</b>	Comparison of connection methods for SMT components. . . . .	87
<b>Figure 3.17</b>	Capacitor placement patterns for optimal performance—multilayer implementation. . . . .	88
<b>Figure 3.18</b>	Capacitor placement recommendation. . . . .	89
<b>Figure 3.19</b>	Capacitive effects on clock signals. . . . .	92
<b>Figure 3.20</b>	Capacitor equations, charging and discharging. . . . .	93
<b>Figure 4.1</b>	Finished trace width dimensions after etching. . . . .	100
<b>Figure 4.2</b>	Surface microstrip topology. . . . .	102
<b>Figure 4.3</b>	Embedded microstrip topology. . . . .	103
<b>Figure 4.4</b>	Single-stripline topology. . . . .	105
<b>Figure 4.5</b>	Dual or asymmetric stripline topology. . . . .	106
<b>Figure 4.6</b>	Differential trace routing topology. . . . .	107
<b>Figure 4.7</b>	Differential pair routing formats. . . . .	109
<b>Figure 4.8</b>	Overshoot, undershoot, and ringing classification. . . . .	116
<b>Figure 4.9</b>	Maximum unterminated line length vs. signal edge rate (FR-4 material). . . . .	119
<b>Figure 4.10</b>	Termination of clock traces. . . . .	123
<b>Figure 4.11</b>	Routing differential signal traces. . . . .	125
<b>Figure 4.12</b>	Example of routing layers for clock signals. . . . .	127
<b>Figure 4.13</b>	Routing clock traces microstrip. . . . .	128
<b>Figure 4.14</b>	Routing clock traces stripline. . . . .	128
<b>Figure 4.15</b>	Routing a ground trace to assure a complete RF return path exists. . . . .	130
<b>Figure 4.16</b>	How to route the first trace within a PCB. . . . .	131
<b>Figure 4.17</b>	Three-conductor representation of a transmission line illustrating crosstalk. . . . .	132
<b>Figure 4.18</b>	Forward and backward crosstalk effects. . . . .	132
<b>Figure 4.19</b>	Fundamental representation of crosstalk. . . . .	133
<b>Figure 4.20</b>	Calculating crosstalk separation. . . . .	135
<b>Figure 4.21</b>	Designing with the 3-W rule. . . . .	136
<b>Figure 4.22</b>	Parallel differential pair routing and the 3-W rule. . . . .	137
<b>Figure 4.23</b>	Shunt and guard trace configuration. . . . .	138
<b>Figure 4.24</b>	Guard trace implementation. . . . .	141

<b>Figure 4.25</b>	Common termination methods. . . . .	142
<b>Figure 4.26</b>	Series termination circuit. . . . .	143
<b>Figure 4.27</b>	Implementing end terminators on a PCB. . . . .	144
<b>Figure 4.28</b>	Parallel termination circuit. . . . .	145
<b>Figure 4.29</b>	Thevenin termination circuit. . . . .	146
<b>Figure 4.30</b>	AC network circuit. . . . .	147
<b>Figure 4.31</b>	Diode termination—two configurations. . . . .	148
<b>Figure 4.32</b>	Differential- and common-mode signaling comparison. . . . .	149
<b>Figure 5.1</b>	Quiet area partitioning. . . . .	153
<b>Figure 5.2</b>	Using isolation with a moat—method 1. . . . .	156
<b>Figure 5.3</b>	Partitioning I/O using a bridge in a moat—method 2. . . . .	157
<b>Figure 5.4</b>	Violating the concept of moating. . . . .	157
<b>Figure 5.5</b>	Digital and analog partitioning. . . . .	158
<b>Figure 5.6</b>	I/O filtering methods. . . . .	160
<b>Figure 5.7</b>	How common-mode energy gets developed on an interconnect cable. . . . .	163
<b>Figure 5.8</b>	Multipoint grounding of I/O faceplate or bracket. . . . .	164
<b>Figure 5.9</b>	Suggested layout for network and telecommunication interfaces. . . . .	165
<b>Figure 5.10</b>	Suggested layout for coaxial based interconnects. . . . .	166
<b>Figure 5.11</b>	Suggested layout for fiber optic interconnects. . . . .	166
<b>Figure 5.12</b>	Suggested layout for a sophisticated fiber interface. . . . .	167
<b>Figure 5.13</b>	Routing 75-ohm traces on a 50-ohm stackup assembly. . . . .	168
<b>Figure 5.14</b>	Video circuitry layout concept. . . . .	170
<b>Figure 5.15</b>	Audio circuitry layout concept. . . . .	172
<b>Figure 6.1</b>	Failure modes caused by an ESD event. . . . .	178
<b>Figure 6.2</b>	Ground bounce in single- and double-sided PCBs caused by an ESD event. . . . .	181
<b>Figure 6.3</b>	Loop areas: single- and double-side layouts. . . . .	182
<b>Figure 6.4</b>	Implementation techniques to minimize loop area on single- and double-sided PCBs. . . . .	183
<b>Figure 6.5</b>	Spark-gap implementation. . . . .	184
<b>Figure 6.6</b>	Routing signal traces close to ground. . . . .	187
<b>Figure 6.7</b>	ESD guard band implementation. . . . .	189
<b>Figure 7.1</b>	Recommended layout of ground return pins for interconnects. . . . .	194
<b>Figure 7.2</b>	Interboard radiated coupling. . . . .	198
<b>Figure 7.3</b>	Backplane interconnect impedance considerations. . . . .	201
<b>Figure 7.4</b>	Preventing crosstalk using various interconnect configurations with parallel trace routes. . . . .	205
<b>Figure 7.5</b>	Differential pair twisting. . . . .	206
<b>Figure 7.6</b>	Ground loop control in a backplane or ribbon cable assembly. . . . .	206
<b>Figure 7.7</b>	Ground slots in a backplane or parallel bus structure. . . . .	208
<b>Figure 8.1</b>	Localized plane (ground potential). . . . .	212
<b>Figure 8.2</b>	Localized decoupling capacitor implementation built internal to a board stackup. . . . .	214
<b>Figure 8.3</b>	RF fringing effects from power and ground planes. . . . .	215
<b>Figure 8.4</b>	Implementing the <i>20-H rule</i> . . . . .	216
<b>Figure 8.5</b>	Application of the <i>20-H rule</i> and power plane isolation. . . . .	217
<b>Figure 8.6</b>	Transmission line equivalent circuits of the power and ground planes. . . . .	218
<b>Figure 8.7</b>	Corner configurations. . . . .	221
<b>Figure 8.8</b>	Time domain plot on effects of a right-angle corner. . . . .	223
<b>Figure 8.9</b>	Grounded heatsink theory of operation. . . . .	229
<b>Figure 8.10</b>	Grounded heatsink implementation. . . . .	229

<b>Figure 8.11</b>	Grounding the heatsink. . . . .	230
<b>Figure 8.12</b>	Lithium battery protection design requirement. . . . .	232
<b>Figure 8.13</b>	BNC connector configurations. . . . .	233
<b>Figure 8.14</b>	Creepage and clearance distance definition. . . . .	234
<b>Figure 8.15</b>	Current-carrying capacity of copper traces. . . . .	239
<b>Figure 8.16</b>	Stacking strips and trace width description. . . . .	242
<b>Figure 8.17</b>	Sample ten-layer PCB stackup definition. . . . .	244
<b>Figure 8.18</b>	Example of stackup details. . . . .	245

# List of Tables

<b>Table 1.1</b>	Additional North American Standards	11
<b>Table 2.1</b>	Example of Stackup Assignments	38
<b>Table 2.2</b>	Impedance of a 10 by 10 in. (25.4 × 25.4 cm) Copper Metal Plane	45
<b>Table 2.3</b>	λ/20 Wavelength at Various Frequencies	60
<b>Table 2.4</b>	Sample Chart of Logic Families, Illustrating Spectral Bandwidth of RF Energy	62
<b>Table 3.1</b>	Summary of Various Capacitor Types	70
<b>Table 3.2</b>	Approximate Self-Resonant Frequency of Various Capacitors (lead-length dependent)	71
<b>Table 3.3</b>	Magnitude of Impedance of a 5-nH Inductor versus Frequency	73
<b>Table 3.4</b>	Typical Usage of Capacitor Families and Operating Range	77
<b>Table 4.1</b>	Velocity of Propagation for Various Topologies (Dielectric Constant = 4.3)	112
<b>Table 4.2</b>	Termination Types and Characteristic Properties	143
<b>Table 4.3</b>	Comparison of Termination Types for Paired Signals	150
<b>Table 6.1</b>	Triboelectric Series	177
<b>Table 8.1</b>	Frequency Range for Several Types of Ferrite Material	226
<b>Table 8.2</b>	Comparison of Impedance from Common Ferrite Bead Materials	227
<b>Table 8.3</b>	Clearance Distances for Primary Current Carrying Traces	235
<b>Table 8.4</b>	Additional Clearance Distances for Use with High-voltage Applications	236
<b>Table 8.5</b>	Clearance Distance Chart for Secondary Circuits	237
<b>Table 8.6</b>	Creepage Distances Requirements	238
<b>Table 8.7</b>	Conversion Chart for PCB Finished Trace Widths Related to Standard Wire Gauges	240