

# Contents

## **Chapter 1 INTRODUCTION 1**

- 1.1 What Is VHDL? 1
- 1.2 VHDL Advantages 1
- 1.3 What Is Logic Synthesis? 3
- 1.4 New Design Methodology 3
- 1.5 Book Overview 6
- 1.6 Exercises 7

## **Chapter 2 VHDL BASICS 8**

- 2.1 Lexical Elements, Separators, and Delimiters 8
- 2.2 Identifiers 9
- 2.3 Reserved Words 9
- 2.4 Literals 10
- 2.5 Package and Type 11
- 2.6 Object Declaration 14
- 2.7 Entity and Architecture 16
- 2.8 Predefined Attributes 17
- 2.9 Names and Operators 18
- 2.10 Exercises 19

## **Chapter 3 VHDL MODELING CONCEPTS 20**

- 3.1 The Concept of the Signal 20
- 3.2 Process Concurrency 21

- 3.3 Delta Time 25
- 3.4 Concurrent and Sequential Statements 27
- 3.5 Process Activation by a Signal Event 30
- 3.6 Signal-Valued and Signal-Related Attributes 30
- 3.7 Exercises 32

## **Chapter 4 SEQUENTIAL STATEMENTS**

35

- 4.1 Variable Assignment Statement 35
- 4.2 Signal Assignment Statement 37
- 4.3 If Statement 44
- 4.4 Case Statement 46
- 4.5 Loop Statement 49
- 4.6 Next Statement 52
- 4.7 Exit Statement 52
- 4.8 Null Statement 55
- 4.9 Procedure Call Statement 55
- 4.10 Return Statement 58
- 4.11 Assertion Statement 59
- 4.12 Wait Statement 62
- 4.13 Exercises 64

## **Chapter 5 CONCURRENT STATEMENTS**

69

- 5.1 Process Statement 69
- 5.2 Assertion Statement 70
- 5.3 Concurrent Procedure Call Statement 73
- 5.4 Conditional Signal Assignment Statement 74
- 5.5 Selected Signal Assignment Statement 75
- 5.6 Component Instantiation Statement 76
- 5.7 Generate Statement 80
- 5.8 Block Statement 82
- 5.9 Exercises 84

<b>Chapter 6</b>	<b>SUBPROGRAMS AND PACKAGES</b>	<b>87</b>
6.1	Subprogram Declaration	87
6.2	Subprogram Body	89
6.3	Package Declaration	91
6.4	Package Body	92
6.5	Resolution Function	93
6.6	Subprogram Overloading	97
6.7	Subprogram Return Values and Types	99
6.8	Type Casting and Type Qualification	100
6.9	Exercises	101
<b>Chapter 7</b>	<b>DESIGN UNIT, LIBRARY, AND CONFIGURATION</b>	<b>104</b>
7.1	Architecture	104
7.2	Entity Declaration	104
7.3	Port Map and Generic Map	109
7.4	Configuration	110
7.5	Design Unit	118
7.6	VHDL Library	118
7.7	Block and Architecture Attributes	121
7.8	Exercises	121
<b>Chapter 8</b>	<b>WRITING VHDL FOR SYNTHESIS</b>	<b>123</b>
8.1	General Guidelines of VHDL Synthesis	123
8.2	Writing VHDL to Infer FlipFlops	124
8.3	Writing VHDL to Infer Latches	128
8.4	Writing VHDL to Infer Tristate Buffers	130
8.5	Writing VHDL to Generate Combinational Circuits	133
8.6	Putting Them Together	136
8.7	Simulation versus Synthesis Differences	146
8.8	Think About Hardware	146
8.9	Use of Subprogram	148

8.10 Synthesis Process 149

8.11 Exercises 156

## **Chapter 9 FINITE STATE MACHINES** **159**

9.1 Finite State Machine Background 159

9.2 Writing VHDL for a FSM 160

9.3 FSM Initialization 165

9.4 FSM Flipflop Output Signal 170

9.5 FSM Synthesis 175

9.6 Exercises 175

## **Chapter 10 MORE ON BEHAVIORAL MODELING** **177**

10.1 File Types and File I/O 177

10.2 ROM Model 180

10.3 Bidirectional Pad Model 184

10.4 Attribute Declaration and Attribute Specification 190

10.5 Access and Record Type 191

10.6 Guarded Block 195

10.7 Guarded Signal and Null Waveform 196

10.8 Disconnection Specification 200

10.9 Writing Efficient VHDL Code 203

10.10 Exercises 210

## **Chapter 11 A DESIGN CASE AND TEST BENCH** **212**

11.1 Design Description 212

11.2 Writing VHDL Model 213

11.3 Another Architecture 215

11.4 A Test Bench 216

11.5 Another Test Bench 220

11.6 Synthesizing the Design 225

11.7 Exercises 231

## **Chapter 12 ALU DESIGN 232**

12.1 ALU Design Requirements 232

12.2 Describing ALU with VHDL 233

12.3 Improving the Design 238

12.4 Simulate the Design with a Test Bench 242

12.5 Exercises 244

## **Chapter 13 A DESIGN PROJECT 249**

13.1 Design Requirements 249

13.2 Functional VHDL Implementation 253

13.3 VHDL Test Bench 281

13.4 Synthesis and Layout 288

13.5 Layout Backannotation and Verification 292

13.6 VHDL Partitioning 296

13.7 Exercises 296

## **Chapter 14 VHDL'93 299**

14.1 More Regular Syntax 299

14.2 Sequential Statements 301

14.3 Concurrent Statements 302

14.4 New Reserved Words 305

14.5 Predefined STANDARD Package 307

14.6 Attributes 309

14.7 Direct Component Instantiation 310

14.8 File and Text I/O 314

14.9 Extended Identifier 317

14.10 Exercises 317

<b>Appendix A</b>	<b>VHDL'87 QUICK REFERENCE</b>	<b>325</b>
<b>Appendix B</b>	<b>DECLARATION PART TABLE</b>	<b>333</b>
<b>Appendix C</b>	<b>VHDL'93 GRAMMAR AND SYNTAX REFERENCE</b>	<b>335</b>
<b>Index</b>		<b>343</b>