
Contents

PREFACE xi

ACKNOWLEDGMENTS xiii

CHAPTER 1 **ADVANCES IN CMOS CIRCUITS** **1**

Deep-Submicron CMOS Warms Up to High-Speed Logic	9
A. Masaki (<i>IEEE Circuits and Devices Magazine</i> , November 1992).	
High-Speed Compact Circuits with CMOS	16
R. H. Krambeck, C. M. Lee, and H. S. Law (<i>IEEE Journal of Solid-State Circuits</i> , June 1982).	
Design-Performance Trade-Offs in CMOS-Domino Logic	22
V. G. Oklobdzija and R. K. Montoye (<i>IEEE Journal of Solid-State Circuits</i> , April 1986).	
NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures	25
N. F. Goncalves and H. J. DeMan (<i>IEEE Journal of Solid-State Circuits</i> , June 1983).	
Cascode Voltage Switch Logic: A Differential CMOS Logic Family	31
L. G. Heller et al. (<i>1984 Digest of Technical Papers, IEEE International Solid-State Circuits Conference</i> , February 1984).	
Differential Split-Level CMOS Logic for Subnanosecond Speeds	33
L.C.M.G. Pfennings et al. (<i>IEEE Journal of Solid-State Circuits</i> , October 1985).	
A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic	39
K. M. Chu and D. L. Pulfrey (<i>IEEE Journal of Solid-State Circuits</i> , August 1987).	
Use of Pass-Transistor Logic	
Pass-transistor Networks Optimize n-MOS logic	44
S. Whitaker (<i>Electronics</i> , September 1983).	
A 3.8-ns CMOS 16 × 16-b Multiplier Using Complementary Pass-Transistor Logic	49
K. Yano et al. (<i>IEEE Journal of Solid-State Circuits</i> , April 1990).	
Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs	56
K. Yano et al. (<i>Proceedings of the Custom Integrated Circuits Conference</i> , May 1994).	
A 1.5ns 32b CMOS ALU in Double Pass-Transistor Logic	60
M. Suzuki et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1993).	
A 4.4-ns CMOS 54 × 54-b Multiplier Using Pass-Transistor Multiplexer	66
N. Ohkubo et al. (<i>Proceedings of the Custom Integrated Circuits Conference</i> , May 1994).	
Pass-Transistor Dual Value Logic for Low-Power CMOS	70
V. G. Oklobdzija and B. Duchêne (<i>Proceedings of the 1995 International Symposium on VLSI Technology</i> , May–June 1995).	

Differential Cascode Voltage Switch with the Pass-Gate (DCVSPG) Logic Tree for High-Performance CMOS Digital Systems	74
F. S. Lai and W. Hwang (<i>Proceedings of the 1993 International Symposium on VLSI Technology</i> , June 1995).	
A High Speed, Low Power, Swing Restored Pass-Transistor Logic Based Multiply and Accumulate Circuit for Multimedia Applications	79
A. Parameswar, H. Hara, and T. Sakurai (<i>Proceedings of the Custom Integrated Circuits Conference</i> , May 1994).	
0.5V SOI CMOS Pass-Gate Logic	83
T. Fuse et al. (<i>1996 Digest of Technical Papers, IEEE International Solid-State Circuits Conference</i> , February 1996).	

CHAPTER 2 ADVANCES IN BICMOS AND BIPOLAR CIRCUITS 87

BiCMOS Circuits

An Overview of BiCMOS State-of-the-Art Digital Circuits	94
H. J. Shin (<i>BiCMOS Integrated Circuits Design</i> , IEEE Press, 1994).	
Performance Comparison of Driver Configurations and Full-Swing Techniques for BiCMOS Logic Circuits	102
H. J. Shin (<i>IEEE Journal of Solid-State Circuits</i> , June 1990).	
A Feedback-Type BiCMOS Logic Gate	105
Y. Nishio et al. (<i>IEEE Journal of Solid-State Circuits</i> , October 1989).	
A High Performance BiCMOS 32-bit Microprocessor	108
Y. Nakatsuka et al. (<i>Proceedings of 1989 International Conference on Computer Design</i> , October 1989).	
0.5 μ m 2M-Transistor BiPMOS Channelless Gate Array	112
H. Hara et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1991).	
A 1.5-V Full-Swing BiCMOS Logic Circuit	117
M. Hiraki et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1991).	
3.3-V BiCMOS Circuit Techniques for 250MHz RISC Arithmetic Modules	123
K. Yano et al. (<i>IEEE Journal of Solid-State Circuits</i> , March 1992).	

Bipolar Circuits

Advanced Bipolar Circuits	131
C. T. Chuang (<i>IEEE Circuits and Devices Magazine</i> , November 1992).	
High-Performance Standard Cell Library and Modeling Technique for Differential Advanced Bipolar Current Tree Logic	136
H. J. Greub et al. (<i>IEEE Journal of Solid-State Circuits</i> , May 1991).	
High-Speed Low-Power ECL Circuit with AC-Coupled Self-Biased Dynamic Current Source and Active-Pull-Down Emitter-Follower Stage	150
C. T. Chuang et al. (<i>IEEE Journal of Solid-State Circuits</i> , August 1992).	
Self-Biased Feedback-Controlled Pull-Down Emitter Follower for High-Speed Low-Power Bipolar Logic Circuits	154
H. J. Shin (<i>Symposium on VLSI Circuits, Digest of Technical Papers</i> , May 1993).	
An ECL Gate with Improved Speed and Low Power in BiCMOS Process	156
V. G. Oklobdzija (<i>IEEE Journal of Solid-State Circuits</i> , January 1996).	
Merged CMOS/Bipolar Current Switch Logic (MCSL)	163
W. Heimsch et al. (<i>IEEE Journal of Solid-State Circuits</i> , October 1989).	

CHAPTER 3 DESIGN FOR LOWER POWER 169

Minimizing Power Consumption in CMOS Circuits	172
A. P. Chandrakasan and R. W. Brodersen (<i>IEEE Proceedings</i> , 1995).	
Overview of Low-Power ULSI Circuit Techniques	198
T. Kuroda and T. Sakurai (<i>IEICE Transactions on Electronics</i> , April 1995).	
Multi-Level Pass-Transistor Logic for Low-Power ULSIs	208
Y. Sasaki et al. (<i>Proceedings of the Low-Power Symposium</i> , 1995).	

High Performance, Energy Efficient Master-Slave Flip-Flop Circuits	210
U. Ko and P. Balsara (<i>Proceedings of the Low-Power Symposium</i> , 1995).	
Power Dissipation in the Clock System of Highly Pipelined ULSI CMOS Circuits	212
E. De Man and M. Schobinger (<i>Proceedings of the International Workshop on Low-Power Design</i> , 1994).	
A Comparison of the Power-Delay Characteristics of CMOS Adders	218
C. Nagendra et al. (<i>Proceedings of the International Workshop on Low-Power Design</i> , 1994).	
Delay Balanced Multipliers for Low-Power/Low-Voltage DSP Core	223
T. Sakuta et al. (<i>Proceedings of the Low-Power Symposium</i> , 1995).	
Minimization of Power in VLSI Circuits Using Transistor Sizing, Input Ordering, and Statistical Power Estimation	225
C. Tan and J. Allen. (<i>Proceedings of the International Workshop on Low-Power Design</i> , 1994).	
Low-Power Digital Design	231
M. Horowitz et al. (<i>Proceedings of the IEEE Symposium on Low-Power Electronics</i> , 1994).	
Power Analysis of a Programmable DSP for Architecture/Program Optimization	235
H. Kojima et al. (<i>Proceedings of the Low-Power Symposium</i> , 1995).	
A Review of Adiabatic Computing	237
J. S. Denker (<i>IEEE Symposium on Low Power Electronics</i> , 1994).	
2nd Order Adiabatic Computation with the 2N-2N and 2N-2N2P Logic Circuits	241
A. Kramer et al. (<i>Proceedings of the International Workshop on Low-Power Design</i> , 1995).	
A Low-Power Microprocessor Based on Resonant Energy	247
W. C. Athas et al. (<i>IEEE Journal of Solid-State Circuits</i> , 1997).	
Clocked CMOS Adiabatic Logic with Integrated Single-Phase Power-Clock Supply:	
Experimental Results	255
D. Maksimovic et al. (<i>Proceedings of International Symposium on Low Power Electronics and Design</i> , August 1997).	

CHAPTER 4 CLOCK SUBSYSTEM 261

Clock Distribution Networks in VLSI Circuits and Systems	270
Eby G. Friedman (IEEE Press, 1995).	
Clock System Design	306
K. D. Wagner (<i>IEEE Design & Test of Computers</i> , October 1988).	
Clocking Schemes for High-Speed Digital Systems	325
S. H. Unger and C. J. Tan (<i>IEEE Transactions on Computers</i> , October 1986).	
Clock Tree Synthesis Based on RC Delay Balancing	341
F. Minami and M. Takano (<i>Proceedings of IEEE Custom Integrated Circuits Conference</i> , May 1992).	
Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry	345
H. Kojima et al. (<i>IEEE Journal of Solid-State Circuits</i> , April 1995).	
A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction	349
H. Kawaguchi and T. Sakurai (<i>IEEE Journal of Solid-State Circuits</i> , May 1998).	
A Unified Single-Phase Clocking Scheme for VLSI Systems	354
M. Afghahi and C. Svensson (<i>IEEE Journal of Solid-State Circuits</i> , February 1990).	
High-Speed CMOS Circuit Technique	362
J. Yuan and C. Svensson (<i>IEEE Journal of Solid-State Circuits</i> , February 1989).	
Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements	371
H. Partovi et al. (<i>Proceedings of IEEE International Solid-State Circuits Conference</i> , February 1996).	
A 200MHz 64-b Dual-Issue CMOS Microprocessor	373
D. Dobberpuhl et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1992).	
A 300-MHz 64-b Quad-Issue CMOS RISC Microprocessor	383
B. J. Benschneider et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1995).	
A 600MHz Superscalar RISC Microprocessor with Out-of-Order Execution	392
B. Gieske et al. (<i>ISSCC Digest of Technical Papers</i> , February 1997).	
High-Performance Microprocessor Design	395
P. E. Gronowski et al. (<i>IEEE Journal of Solid-State Circuits</i> , May 1998).	

CHAPTER 5 HIGH-PERFORMANCE ARITHMETIC UNITS 405

Some Optimal Schemes for ALU Implementation in VLSI Technology	411
V. G. Oklobdzija and E. R. Barnes (<i>Proceedings of Seventh Symposium on Computer Arithmetic</i> , June 1985).	
A 4.5nS 96-b CMOS Adder Design	418
A. Naini et. al. (<i>IEEE Custom Integrated Circuits Conference</i> , 1992).	
Improved CLA Scheme with Optimized Delay	422
B. D. Lee and V. G. Oklobdzija (<i>Journal of VLSI Signal Processing</i> , 1991).	
High Speed Binary Adder	432
H. Ling (<i>IBM Journal of Research and Development</i> , May 1981).	
A Sub-Nanosecond 0.5 μm 64 b Adder Design	443
S. Naffziger (<i>Digest of Technical Papers, IEEE International Solid-State Circuits Conference</i> , February 1996).	
A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations	445
P. M. Kogge and H. S. Stone (<i>IEEE Transactions on Computers</i> , August 1973).	
An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis	452
V. G. Oklobdzija (<i>IEEE Transactions on VLSI Systems</i> , March 1994).	
SPIM: A Pipelined 64 \times 64-bit Iterative Multiplier	457
M. R. Santoro and M. A. Horowitz (<i>IEEE Journal of Solid-State Circuits</i> , April 1989).	
A 54 \times 54-b Regularly Structured Tree Multiplier	464
G. Goto et.al. (<i>IEEE Journal of Solid-State Circuits</i> , September 1992).	
A 4.4 ns CMOS 54 \times 54-b Multiplier using Pass-Transistor Multiplexer	471
N. Ohkubo et. al. (<i>IEEE Journal of Solid-State Circuits</i> , March 1995).	
A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach	477
V. G. Oklobdzija et. al. (<i>IEEE Transactions on Computers</i> , March 1996).	
A 4.1-nS Compact 54 \times 54-b Multiplier Utilizing Sign-Select Booth Encoders	489
G. Goto et al. (<i>IEEE Journal of Solid-State Circuits</i> , November 1997).	
Division and Square Root: Choosing the Right Implementation	495
P. Soderquist and M. Leeser (<i>IEEE Micro</i> , July/August 1997).	
167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages	506
J. A. Prabhu and G. B. Zyner (<i>Proceedings of the Twelfth Symposium on Computer Arithmetic</i> , July 1995).	
Radix-4 Square Root Without Initial PLA	514
M. D. Ercegovic and T. Lang (<i>IEEE Transactions on Computers</i> , August 1990).	
167 MHz Radix-4 Floating Point Multiplier	523
R. K. Yu and G. B. Zyner (<i>Proceedings of the Twelfth Symposium on Computer Arithmetic</i> , July 1995).	

AUTHOR INDEX 529**SUBJECT INDEX 532****ABOUT THE EDITOR 535**