

Index

- Accumulation, 271, 276, 281
- AC optimization, 3, 4, 296, 358, 364–372, 378, 426, 430–431, 451–453
- Active matching techniques, 278
- Amplifiers
- cascoded operational transconductance, 39, 504
 - complementary metal-oxide semiconductor (CMOS), 1, 5, 29
 - operational transconductance, 2–5, 25, 39, 116, 180, 196, 235, 259, 296, 377–378, 47, 504
 - optimization of, 29
 - transimpedance, 214, 507
- Analog circuits
- DC offset errors in, 264
 - drain current selection, xxi, 34–40, 359–363, 364, 369
 - effective gate–source voltage in, 80–89
 - gate leakage in, 274–279
 - increasing quantity and complexity of, 1
 - MOS drain current for $V_{GS} = 0$ V in, 282
 - noise and, 188–233
 - optimization of, 375–376, 377–476
 - sizing selection, xix, 61–67
 - smaller-geometry processes and, 163
 - small signal parameters and, 98–168
 - See also* Preamplifiers
- Area capacitance reduction factor, 178
- Avalanche noise, 188, 193, 229, 281
- Avalanching, 147, 229, 280, 281
- Balanced optimization, 4, 296, 318, 366–367, 369, 370, 378, 431, 453
- Bandgap energy, 55–57
- Band-to-band tunneling current, 280–282
- Bandwidth *see* Bandwidth ratio; Circuit bandwidth;
- Diode-connected bandwidth; Extrinsic bandwidth;
 - Intrinsic bandwidth
- Bandwidth ratio, 187
- Barrier lowering concept, 141
- See also* Drain-induced barrier lowering (DIBL)
- Base–emitter voltage relationship, 12
- Benchmarking, 152
- Bias compliance voltages, 89, 307, 478, 486–504, 551
- See also* Bias voltages
- Bias conditions, 18, 34, 88, 113, 115, 209, 214, 232, 233, 241, 243, 256, 257, 269, 273, 429, 432, 453, 478, 487, 491–492, 498, 501, 512–514, 517, 518, 521, 527, 536, 539
- Bias points, 23–24, 116–121, 130–132, 144–146, 152, 423
- Bias voltages, 24, 40, 41, 44, 67–98, 349, 355, 360, 368, 371, 395, 412, 433, 455–457, 496, 512, 513, 517, 522, 524
- Bipolar transistors, 3, 11–14, 23, 24, 33, 130, 478–479
- Body-effect factor, 40, 42, 104, 124, 126, 191, 233, 236, 239–241, 244, 254–256, 403
- Body-effect mismatch, 44, 237, 245, 249, 256, 328, 335, 405
- Body-effect transconductance, 42, 50, 67, 98, 121, 125–129, 152, 180, 228, 295, 352, 432, 454, 490, 497, 510, 573, 579
- Body-effect transconductance ratio, 3, 9, 34, 50, 98, 121, 123, 125–128, 295, 352, 573
- Boltzmann’s constant, 189, 202
- Breakdown effects, 281
- Capacitance
- AC optimization and, 372
 - bandwidth and, 169–188
 - calculation of, 567
 - channel length and, 34, 61, 171, 173–177, 300, 313, 328, 362
 - channel width and, 35–37, 61
 - depletion, 13, 49
 - discharge of, 276
 - drain–body parameters, 45–46
 - extrinsic gate-overlap, 169, 173–175

- Capacitance (*Continued*)
- gate, 14, 15, 18, 37, 40, 42, 44, 54, 65, 67, 99, 169–179, 182, 184, 185, 187, 266, 278, 299, 304, 310–312, 319, 323–327, 348, 350, 352, 364, 373, 390, 392, 413–416, 432, 434, 458, 523, 527, 543, 556, 557, 558, 579
 - gate-oxide, 13, 36, 41, 42, 58, 62, 63, 65, 67, 169–177, 180–185, 201, 203, 204, 207, 225, 234, 236, 239, 240, 243, 256, 261, 267, 295, 298, 300, 302, 304, 342, 391, 404, 414, 550–552
 - input/output, 262, 407–410, 421, 423, 424, 425, 441, 458–459
 - interface, 14, 223, 564
 - intrinsic, 3, 65, 168, 169, 171–173, 298, 311–312, 323–325, 551
 - inversion coefficient and, 34, 38, 154, 169, 170, 173, 175, 176, 298, 312, 314, 352, 353, 359–362
 - mismatch, 233, 265–268
 - mobility and, 556
 - MOS results, 568, 570–571, 573–575
 - output, 442
 - overlap, 25, 45–46, 570
 - perimeter, 45, 46, 176–179, 311, 567
 - prediction, 169
 - as primary user input, 568
 - reduction factors, 177, 178
 - source area, 45–46
 - tradeoffs, 4, 34, 307, 310–312, 322–325
- Carbon nanotube, field-effect transistors, 561
- Carrier density fluctuation model (McWhorter model), 201–209
- Carrier heating, 193, 194
- Carrier mobility fluctuation model, 203, 213
- Carrier trapping, 204–205
- Carrier tunneling, 268
- Carrier velocity, 16, 71
- Cascode circuits, 147, 151
- Cascode current mirror, 328, 329, 335, 352, 357, 362, 369
- Cascoded operational transconductance amplifiers (OTAs)
- bandwidth and, 443
 - channel length in, 377
 - drain current and, 444
 - flicker noise and, 393–394, 442, 444
 - frequency response and, 389–393
 - input 1 dB compression voltage and, 423, 431, 443
 - input/output voltage range, 378, 417–422, 443, 444
 - input-referred flicker noise voltage and, 441, 453
 - input-referred thermal-noise voltage, 439–440
 - local-area mismatch and, 451
 - offset voltage and, 403–404, 441
 - optimization, 39, 388–389, 440–474
 - output resistance and, 151, 385–387, 443, 444
 - overview, 388–389
 - predicted and measured performance, 453–472
 - slew rate, 417, 442
 - transconductance, 378, 441, 443
 - voltage gain and, 387
- Channel inversion charge, in strong-inversion, 132
- Channel length
- at micropower operation, 369, 372
 - bandwidth and, 26, 34, 61, 181, 183, 184, 187, 267, 317–319, 332, 541
 - bias and, 362
 - body-effect transconductance ratio and, 50
 - capacitances and, 34, 61, 171, 173–177, 300, 312, 324, 362
 - channel width and, 1, 36, 62, 300
 - charge-sharing effects and, 146
 - DC mismatch and, 26, 34, 66, 364
 - DC voltage and, 357
 - DIBL and, 143–146, 154, 157, 158, 165, 346, 358
 - distance mismatch and, 256
 - distortion and, 268
 - drain current and, 76, 132, 137, 256, 332, 334
 - drain–source conductance, 23
 - drain–source resistance and, 7, 11, 23, 24, 133
 - drain–source saturation voltage and, 89
 - Early voltage and, 24, 34, 133, 135, 136, 157, 158
 - edge effects and, 239
 - extrinsic bandwidth and, 186, 187
 - flicker noise and, 34, 61, 220, 222, 225, 301, 309, 327, 334, 357, 363
 - gate area and, 36, 64, 300, 463–464
 - gate leakage current and, 268, 277–278
 - gate–source conductance and, 275
 - gate–source voltage and, 256
 - gate thermal-noise voltage and, 324
 - geometry and, 364
 - in cascoded OTAs, 378
 - in moderate inversion, 21, 22
 - in simple OTAs, 379, 423
 - in strong inversion, 22
 - input devices and, 39
 - inversion coefficient and, 34, 38, 154, 169, 170, 173, 175, 298, 352, 359–362
 - in weak inversion, 13
 - layout area and, 300
 - local-area mismatch and, 235, 236, 309
 - MOSFET operating plane and, 303–304
 - non-input devices and, 39, 464, 538
 - optimization, 4, 35, 37, 359, 371, 372, 463
 - selection, 1, 2, 3, 12, 25, 29, 34–40, 50, 60, 61, 65, 67, 353–358, 425–431, 448–451, 520
 - separate exploration of, 296–297
 - shape factor and, 65
 - silicon cost and, 300
 - small-signal parameters and, 362
 - thermal noise and, 34, 195, 196, 197, 200, 227, 302, 363, 543

- threshold voltage and, 79
- tradeoffs involving, 4, 307–310, 544
- transconductance and, 22, 109–113, 300, 366
- trends, 300–301
- velocity saturation and, 146, 354, 539
- VFMR effects and, 109–110, 112, 357
- voltage gain and, 26, 34, 168, 308, 317–320
- See also* Channel length modulation (CLM)
- Channel length modulation (CLM), 23, 24, 131–142, 149, 159, 162, 164, 165, 193, 194, 300
- Channel width
 - balanced optimization and, 431
 - bandwidth and, 61
 - calculation, 1, 29, 295
 - capacitances and, 35–37, 61
 - channel length and, 1, 36, 62, 300
 - DC mismatch and, 35–37, 66
 - drain–body junction capacitances and, 177
 - drain current and, 1, 36, 63–65, 302
 - drain–source conductance mismatch and, 267
 - edge effects and, 240
 - flicker noise and, 35–37, 61
 - gate area and, 65, 309–310
 - gate–overlap capacitances and, 174
 - intrinsic bandwidth and, 179–185
 - inversion coefficient and, 1, 36, 37, 63, 64, 65, 298
 - in weak inversion, 13, 38
 - at micropower operation, 365
 - optimization, 37
 - selection, 1, 25, 37, 511
 - shape factor and, 63, 64, 65
 - threshold voltage and, 79
 - tradeoffs, 4, 309–310
- Charge sharing, 50, 79, 124, 129, 141, 146, 280, 283
- Charge trapping, 201, 202
- Circuit bandwidth, 18
- CLM *see* Channel length modulation
- CMOS *see* Complementary metal-oxide semiconductors
- Collector currents, 3, 11–13
- Collector–emitter resistance, 11, 12
- Commercial temperature range, 60
- Common-centroid layout, 233, 253
- Complementary metal-oxide semiconductors (CMOS), 1–3, 12–13, 25–30, 48–49, 115, 253, 477–549, 555–560
- Conductance
 - drain-induced barrier lowering (DIBL) and, 141–146, 152–162
 - gate leakage current and, 267–273
 - gate–source, 7, 39, 99, 270, 275, 299, 542, 550
 - See also* Drain conductance
- Corner frequency, 193, 224, 226, 230–232, 274, 299, 352, 359, 479, 483, 505, 507, 529, 545, 547, 571
- Coulomb scattering, 204, 206, 211, 215
- Current mirrors, 233
 - circuits, 363
 - design, 4, 37, 346–369
 - drain current mismatch and, 277
 - tradeoffs, 328–335
- Data converters, 25, 340, 342
- DC bias
 - flicker noise and, 470, 517–520, 539–541
 - thermal noise and, 472, 512–515, 536–538
 - voltage, 568–570
 - See also* Bias voltages
- DC gate–source voltage, 559
- DC mismatch, 25–26, 28, 29, 37, 44, 66, 164, 233–265, 309, 320, 329, 330, 353, 358, 364, 367, 369, 372, 404, 475, 571, 581
- DC offset, 255, 259, 262, 264–265, 300, 302, 336–337, 340–358, 363, 393–394, 424, 478–479, 576
- DC optimization, 296, 353, 358, 364–366, 367, 369–370, 372, 377–378, 429–430, 451–452
- DC voltage, channel length and, 34, 357
- Deep ohmic MOS devices, 478, 503–504
- Degeneration resistance, selection for differential input preamplifier, 486, 510
- Depletion
 - barrier lowering and, 141–142
 - capacitance, 49, 127, 129, 141, 176
 - charge, 234–236, 240–241, 253
 - mismatch and, 233–234, 236, 240–241, 256
 - region, 40–41, 67–68, 124–125, 130, 132–133, 139, 141–143, 146–147, 150, 234–236, 240, 256, 279–280, 283, 328, 336
- Design
 - accuracy, 53, 124, 133, 474–476, 549–550
 - bipolar transistor, 3, 11–12, 23–24, 33–34
 - complementary metal-oxide semiconductors (CMOS), 1–2, 25–30, 34–40, 346–348, 362–363, 375–376, 377–476, 477–552, 557–560, 565–582
 - complementing, 473–474, 557
 - current mirrors, 37, 295–373
 - data converter, 25
 - differential input preamplifiers, 529–531
 - differential pairs, 37, 295–373
 - drain leakage current and, 282
 - fixed–normalized inversion coefficient in, 52–53, 566
 - freedom, 1–2, 9, 11–12, 24, 30, 33, 34–36, 64, 295, 297, 560, 566
 - fully differential, 412
 - gate leakage current in, 278–279, 561
 - improvements for differential input preamplifier, 529–531
 - improvements for single-ended input preamplifier, 547–549
 - including velocity saturation effects, 36

Design (*Continued*)

- inclusion of DC mismatch effects, 37
- in moderate inversion, 2, 35–36
- intuition, 2, 25, 27, 29–30, 33, 36–37, 72, 100, 105, 113, 152, 158, 296, 303, 336, 346, 374, 549
- inversion coefficient in, 28–29, 35–36, 50–55, 201, 237, 244, 279, 296–297, 345–346, 348–353, 547, 557–560
- local-area DC mismatch suggestions, 253–254
- methods, 4, 25–30
- micropower CMOS amplifiers, 477–552
- models, 2, 4, 37, 39–40
- operational amplifier, 4, 25
- optimization, 4, 7, 29, 36, 72, 89, 130, 336, 377–476, 530
- regulated cascode stages, 28, 448–474
- simulation errors, 39–40
- for smaller-geometry processes, 555, 560
- system specifications, 1
- technology-independent, 30, 36, 295
- temperature and, 55, 60–61
- Device geometries, 43, 67, 79, 119, 152, 196–197, 199, 209, 212, 223, 250, 253, 273, 346, 348, 381, 454, 473, 475,
- Differential input preamplifier, 482, 483, 485, 488, 504, 507–531
 - applications, 485
 - circuit analysis, 509–520
 - description, 507–509
 - design improvements, 529–531
 - flicker noise in, 516–520
 - frequency response in, 511
 - predicted and measured performance, 509–520
 - thermal noise in, 511–515
 - voltage gain in, 510–511
- Differential pairs, 4, 9, 37, 233, 245, 268, 295, 296, 320–328, 346–372, 550, 557, 559, 565, 570
- Diffusion current, 13, 18
- Diode-connected bandwidth, 169, 185–188, 351, 571, 576
- Distance mismatch, 254–259
- Distortion, 1, 115–121, 152, 268, 300, 302, 320–322, 362, 570
- Dopant atoms, 234, 236, 242
- Dopant concentration, 234, 237, 256, 279–280
- Dopant density, 234
- Doping, 143, 147, 234
- Drain access resistance, 223, 229
- Drain bias current, 25, 60, 82, 103, 130–132, 259, 261, 263–264, 341–345, 362–363, 412, 575
- Drain–body capacitance, 45–46, 169, 177, 262, 296, 301, 310–312, 319, 351, 354, 377, 382–393, 414–416, 439, 442, 467, 574, 576
- Drain–body conductance, 130, 281
- Drain–body junction capacitances, 175–179
- Drain–body leakage current, 279–282
- Drain–body resistance, 163
- Drain conductance, 130–163
 - See also* Conductance
- Drain current
 - as degree of design freedom, 560
 - balanced optimization and, 366–367, 431
 - bandwidth and, 170, 179–185, 358, 363
 - bias voltages and, 67–98
 - body-effect transconductance and, 121
 - cascode OTAs and, 448–455
 - channel length and, 76, 132, 137, 257, 332, 335
 - channel width and, 1, 36, 63, 64–65, 302, 309–310, 335
 - correction factor, 69, 73–75, 79
 - device cost and, 66
 - drain–body junction capacitances and, 176–177
 - drain–source resistance and, 23–24
 - drain–source saturation voltage and, 89–98
 - drain–source voltage and, 79, 89–98, 140–141
 - equivalent velocity saturation voltage and, 75–76
 - extrapolated threshold voltage and, 79–80
 - flicker noise and, 201–203, 219, 303
 - gate area and, 36, 65–67, 302, 358
 - gate capacitance and, 42–44, 170–173, 312
 - gate-overlap capacitances and, 173–175
 - gate-oxide capacitance and, 169–170, 302
 - gate-referred noise and, 164
 - gate–source leakage current and, 269, 270
 - gate–source voltage and, 14, 18, 21, 67, 80–89
 - in moderate inversion, 18, 19, 21, 23
 - in simple OTAs, 375, 379–380, 406, 423
 - in strong inversion, 15, 16, 18, 19, 21, 22, 23, 33, 47, 48, 69, 70, 94, 122
 - in weak inversion, 11, 13–14, 18, 19, 21–22, 48, 57, 69, 70, 81, 105, 122, 144, 282
 - intrinsic gate capacitance and, 170–173, 312
 - intrinsic voltage gain and, 163–168
 - inversion coefficient and, 35, 61, 62, 251, 257, 334, 359, 367
 - layout area and, 302
 - mismatch, 37–38, 233, 234, 241–244, 265–268, 277–278, 299, 304, 326, 372
 - mobility and, 73, 203, 204
 - MOS performance and, 33
 - non-CMOS technologies and, 561–562
 - normalization, 22–23, 51, 561
 - optimization, 35, 363
 - predicted and measured values, 76–79
 - selection, xxi, 1, 2, 3, 25, 29, 34–40, 50, 60, 62, 65, 67, 68, 244, 353, 358, 359–363
 - separate exploration of, 296–297
 - shape factor and, 62–63, 64, 304
 - short-channel devices and, 137
 - silicon cost and, 302
 - slope, 130, 145–146, 148–150
 - small-signal parameters and, 98, 130

- strong inversion in, 14–18, 79
- thermal noise and, 194–200, 302
- tradeoffs, 307, 330–336
- transconductance and, 13–23, 68, 265–267, 302
- trends, 302–303
- velocity saturation and, 16, 17, 47–48, 70–72, 78, 82–86, 271, 272
- VFMR and, 72–75
- Drain-induced barrier lowering (DIBL)
 - channel length and, 24, 130, 143–146, 154, 158, 165, 346–347, 580
 - drain conductance and, 130, 141–146
 - Early voltage and, 142, 157
 - in minimum channel length devices, 142, 144, 146–147, 159, 161
 - in short-channel devices, 141–146, 166–167, 300, 383, 424, 452, 454, 580
 - intrinsic voltage and, 164–167
 - MOSFET Operating Plane and, 304
 - performance tradeoffs and, 306, 308–309
 - subthreshold drain leakage current and, 282–283
- Drain leakage current, 279–282
- Drain noise current, 494–495
- Drain output conductance, 147, 150
- Drain output resistance, 100–101, 122, 150–151, 306, 329, 496
- Drain-referred flicker noise, 217–224, 251, 299, 304, 333–336, 490, 494–495, 500–504, 516
- Drain-referred noise current, 188, 194–200, 227, 496–504
 - See also* Drain-referred thermal noise
- Drain-referred thermal noise, 189, 194–200, 299, 306, 329–333, 351, 486–489
- Drain sharing, 176
- Drain–source conductance, 23–24, 130–163, 267–268
- Drain–source resistance, 3, 7, 11, 13, 15, 23, 24, 33, 38, 130, 133, 151, 163, 378, 452, 475, 489–491
- Drain–source voltage, 1–4, 12, 13, 15, 16, 23–25, 29, 35, 37, 38, 79, 89–98, 138, 140, 298, 313–314, 468, 478
- Drain–substrate current, 147, 149, 163
- Drain–substrate leakage, 163
- Drain thermal-noise current, 191, 199, 229–230, 331–332, 381–382, 421–422, 477–478, 506, 515, 519, 537
- Early voltage, 23–25, 43
 - as a quality factor, 33
 - as reality check, 39
 - cascoded OTAs and, 453–454
 - channel length and, 9, 24, 34, 133, 136, 157, 158
 - drain-induced barrier lowering (DIBL) and, 141–146
 - drain–source conductance and, 130–163
 - drain–source resistance and, 3, 9, 23, 29, 33–34, 38, 314–315, 338, 346, 383, 386, 412, 475, 510
 - efficiency factor, 157
 - intrinsic voltage gain and, 38, 98–103, 163–168
 - inversion coefficient and, 34, 153–157, 159–162, 314–317, 352
 - maximization, 38
 - minimization, 38
 - original use of, 130
 - performance tradeoffs, 314–317, 338
 - small geometry effects and, 424–425
- Edge effects, 233, 239–241, 253
- Effective gate–source voltage, 13–21, 80–89, 95, 312–314
- Electronic design automation (EDA), 3, 9, 11, 25–30, 33, 35
- Extrapolated threshold voltage, 79–80
- Extrinsic bandwidth, 169, 185–188
- Extrinsic capacitance, 3, 188
- Fast Fourier transform (FFT) spectra, 214
- Fermi potential, 40, 42, 46, 55–57, 124, 142, 234, 241
- Field-effect transistors, 190
- Figures of merit, performance tradeoffs, 336–346
- Fixed–normalized inversion coefficient, 51–53
- Flicker noise, 200–226
 - analysis, 2, 406, 464, 473–474, 538
 - area efficiency factor, 482–483
 - as process diagnostic, 200
 - at micropower operation, 493, 507–531
 - bias compliance voltage and, 375, 478
 - cascoded OTAs and, 382, 399–400, 440–441
 - cause, 200, 211
 - channel length and, 200, 220, 223, 225, 301, 308, 327, 335, 357, 363
 - channel width and, 36–37, 61, 212, 214
 - comparisons, 507
 - complementary metal-oxide semiconductors (CMOS) preamplifier design and, 477–552
 - corner frequency, 224–226, 299, 352, 571
 - current, 4, 7, 37–39, 221–224, 251–253, 299, 301, 303, 306, 328, 333–336, 488, 494–495, 500–504, 557
 - DC bias and, 478, 492, 517–520, 539–541
 - differential input preamplifier and, 507–520
 - dispersion, 212
 - drain current and, 219, 303, 500–504
 - extraction of parameters, 504–507
 - factor, 44, 207–212, 222
 - frequency and, 224–226, 299
 - gate area and, 37, 65–67, 220, 223–224, 253, 277–278, 299, 352, 380, 400, 402, 409, 425, 429, 440, 493, 507, 520, 525, 540–541, 556, 560–561, 568
 - gate leakage area and, 223–224, 231–232
 - gate-referred, 217–224, 253, 299, 325–328, 560
 - in complemented designs, 473–474
 - in moderate inversion, 205–206, 212, 214–215, 219, 222–223

- Flicker noise (*Continued*)
- input devices and, 5, 400–401, 441, 465, 472, 493, 504–507, 517, 538–539
 - in simple OTAs, 375, 397–399
 - in small-area devices, 216, 464
 - in strong inversion, 205, 211–218, 220–223
 - inversion coefficient and, 25, 34, 219, 299, 334, 352, 362, 485, 486
 - in weak inversion, 204, 206, 212, 213, 222, 223, 253, 299
 - lateral bipolar transistors and, 478–479
 - layout area and, 309, 378, 444–445, 468, 470, 474, 477, 482–483, 485, 502, 529–530
 - leakage current and, 223, 231, 274, 277
 - long-channel devices, 222, 510, 513, 517, 536, 539
 - management, 220, 369, 378, 483, 525, 558
 - measurement, 207, 208–209, 212–214, 504–505, 507
 - mobility and, 203–207
 - non-input devices and, 5, 223, 401–403, 440, 495, 506–507, 517, 530, 539
 - optimization and, 2, 3, 5, 29, 375, 380, 400–403, 463–464, 474
 - predictions, 7, 206–208, 211, 212–216, 464, 475, 516–517, 538–539, 579
 - resistive source degeneration and, 490, 500–504
 - selection for differential input preamplifiers, 507, 516–520
 - short-channel devices and, 211, 219, 222, 223
 - single-ended input preamplifier and, 507, 531–549
 - slope, 44, 209, 211–212, 223, 463, 473–474, 505–506, 516–517, 573
 - small-geometry processes and, 202, 220, 225, 352, 425
 - small-signal parameters and, 9, 29, 362
 - tradeoffs, 2, 4, 34, 278–279, 320–328, 333–336, 346
 - transconductance and, 202, 220, 397–403
 - velocity saturation and, 206, 217–218, 222, 225
 - VFMR and, 206, 217, 218, 219, 222, 226
 - voltage, 3, 4, 5, 37, 38, 200–208, 211–220, 222–225, 299, 325–328, 424–425, 493, 551
- Fowler–Nordheim tunneling, 269
- Frequency of operation, 274–275
- Frequency response, cascoded OTAs and, 382–383, 439–440, 461, 511
- Fully depleted (FD) processes, 13, 50, 182, 223
- Gate capacitances, 14, 15, 18, 40, 42–44, 54, 65, 67, 169–179, 182, 184–185, 187, 266, 278, 299, 304, 311, 323–325, 326–327, 348, 350, 352, 364, 390, 392–393, 413–416, 461, 472, 523, 527, 543, 556–558, 570, 574
- Gate conductance, 273–274
- Gate input voltage, differential-pair devices as, 320
- Gate leakage
- area, 223–224, 309
 - current, 3, 7, 39, 99, 229–233, 253, 268–279, 282, 299, 301, 304, 328
 - effects on circuit performance, 274–279
 - gate-oxide thickness and, 277, 299, 301, 303, 550
- Gate noise current, 229–231
- Gate-overlap capacitances, 173–175, 185
- Gate-overlap parameters, 45–46
- Gate-oxide capacitance, 13, 36, 41, 42, 58, 62, 63, 65, 67, 169–170, 180, 182, 184–185, 201, 203, 207, 225, 234, 236, 239, 243, 256, 261, 267, 295, 298, 300, 302, 304, 342, 391, 404, 414, 556–558
- Gate-oxide thickness, 3, 7, 39, 42, 82, 233, 235, 240, 261, 277, 299, 301, 303, 304, 309, 320, 328, 336, 338, 347, 425, 475, 478, 506, 550, 552, 555, 558, 560
- Gate resistance, 227–229, 231
- Gate shot-noise, 7, 39, 277–278, 299
- Gate–source conductance, 7, 39, 99, 270, 275, 299, 550
- Gate–source input impedance, 274–275
- Gate–source leakage current, 269–272, 277
- Gate–source voltage, 3, 4, 13–21, 25, 36, 49, 53, 67, 80–98, 233, 241–244, 247–254, 256–257, 264, 270, 278, 298, 304, 325, 333, 351, 418–419
- Gate thermal-noise voltage, 323–325
- Geometry, channel length and, 34, 241, 307, 364
- High-field effects, 16, 18, 20, 23, 76, 88, 281
- Highly doped drain, 147
- Hooge model *see* Mobility fluctuation model
- Hooge parameter, 203
- Hot carriers, 147, 212
- Hot-electron effects, 130, 146–150, 163, 281
- Hot-electron substrate current, 147, 162, 166, 229
- Impact ionization *see* Hot-electron effects
- Input 1 dB compression voltage, 423–424, 437, 443–444, 445, 468
- Input capacitance, performance predictions, 442, 466–467
- Input devices, 4, 5, 39, 199, 447–448, 468, 472, 504–506, 537–541
- Input/output capacitance, 413–416, 427, 429–431, 442, 466–467
- Input/output voltage ranges, 417–422, 430, 443, 450, 467–468
- Interdigitation, 175–179, 187
- Interface capacitance, 13, 14, 57–58, 122, 198
- Intermodulation distortion, 116
- Intrinsic bandwidth, 4, 5, 25, 34, 37–39, 66, 179–185, 187, 299, 307, 317–319, 329–333, 338–339, 351, 378, 551, 559
- Intrinsic capacitance, 3, 66, 169, 170–173, 295, 298, 311–312, 323–325, 556–557
- Intrinsic voltage gain, 1–5, 25, 34, 37–38, 98–168, 295, 298, 307, 317–320, 338–339, 351, 359, 362, 369, 377

- Inversion coefficient, 22–23, 28, 34–40, 50–55, 348
 AC optimization and, 348–358, 366, 430–431, 452–453
 advantage in analog CMOS design, 34–40, 200
 as degree of design freedom, 34–40, 295, 560
 as measure of MOS inversion, 35
 as number line, 304–306
 at micropower operation, 365, 372
 balanced optimization and, 366–367, 370, 431, 453
 body-effect transconductance and, 121–129
 calculation, 40–41, 43, 51
 capacitances and, 42–44, 45–46, 169–188, 265–268, 276, 466–467
 channel length and, 34–40, 50, 64, 65, 161–162, 164, 168, 353–358, 359, 362, 364, 375, 406, 425–431
 channel length modulation (CLM) and, 131–141, 162
 channel width and, 1, 36–38, 63, 64–65, 297–300
 compression voltage and, 118, 322, 468
 critical, 108, 165, 182, 194, 206, 246, 308, 337, 353, 384, 480, 510
 DC mismatch and, 44, 254–259
 definition, 297
 design with, 29–30, 34–40, 200, 236, 279, 557–560
 diode-connected bandwidth and, 185–188
 distance DC mismatch and, 254–259
 drain current and, 34–40, 61–62, 67–80, 251, 256, 296–297, 336, 359–363, 367
 drain-referred flicker noise current and, 299
 drain-referred thermal noise current and, 299
 drain-referred thermal noise voltage and, 351
 drain–source saturation voltage and, 89–98, 298, 312–314, 489
 Early voltage and, 153–156, 159–162, 314–317, 351
 effective gate–source voltage and, 80–89, 312–314
 extrinsic bandwidth and, 185–188
 fixed–normalized, 51–53
 flicker noise and, 34, 200–226, 299, 333, 350, 360, 483, 485
 gate area and, 36, 65–67, 298, 309–310, 542
 gate-referred flicker noise voltage and, 299, 325–328, 350, 493
 gate-referred thermal noise voltage and, 224, 299, 323–325, 351, 480–482, 491–493
 gate–source leakage current and, 269–272
 gate–source voltage and, 36–38, 80–89, 241–244, 247–254, 256–257, 298–299, 312–314, 325, 351, 559
 importance, 1–2, 35, 46
 in cascoded OTAs, 448–453
 independence from MOS process, 36, 556
 in micropower CMOS preamplifiers, 29
 input devices and, 39, 402, 410, 468, 504–506, 537
 in simple OTAs, 375, 425–431, 447
 intrinsic bandwidth and, 34, 179–185, 299, 317–319, 351
 intrinsic voltage and, 34, 163–168, 298, 317–319
 McWhorter model and, 201
 mobility and, 52
 MOS bias point and, 131
 MOSFET operating plane and, 303–304
 non-CMOS technologies and, 561–562
 non-input devices and, 39, 199, 472, 506–507, 551
 normalized drain–source resistance and, 298, 489–491
 optimization and, 35, 363–372, 424
 preamplifiers and, 477, 480, 482, 485
 as primary design choice, 3
 selection, 2, 3, 29, 34–40, 50, 60, 62, 65–67, 348–353, 425–431, 448–453
 separate exploration of, 296–297
 shape factor and, 62–63, 297
 substrate factor and, 46–55, 122–125
 technology current and, 59–60, 487–488
 temperature and, 53, 59–60
 thermal noise and, 34, 190–200, 363, 472, 481–483, 537
 tradeoffs, 4, 304–308, 560
 traditional, 50–51
 transconductance and, 6, 34, 36, 103–121, 298, 314–315, 320, 478
 trends, 36, 297–299
 velocity saturation and, 36, 53, 298
 VFMR and, 52–53, 82–83, 297–298, 383
- Johnson noise, 189
- Lateral bipolar transistors, 478–479
 Lateral diffusion, 43
 Layout area, 298, 300, 302, 429, 444–445, 468–470
 Leakage current, 34, 223, 268–283, 560–561
 Local area mismatch, 61, 233–259, 299, 309, 320–321, 328, 333, 336, 375, 403–412, 431, 441–442, 447, 464–466, 472, 556–557
 Low-noise design methods, 550–552
 Low-voltage processes, 550–552
- McWhorter model *see* Carrier density fluctuation model
 McWhorter's tunneling constant, 202
 Matching, 261–262, 278
 Metal–oxide semiconductor field-effect transistors (MOSFETs), 1, 37–39, 303–304, 425–431, 448–453, 521–525, 541–542
 Micropower operation, 5, 365, 367, 369–372, 483–486
 Millipower operation, 364, 369
 Mismatch, 233–268
 capacitor, 233
 DC, 44, 233–265
 depletion and, 233–235

- Mismatch (*Continued*)
- effects on circuit performance, 259–265
 - factors, 237–239
 - gate leakage current and, 277–278
 - gate-oxide thickness and, 41, 244
 - global, 233, 253–254
 - gradient, 250, 253–254
 - in body-effect factor, 233
 - in threshold voltage, 233
 - in transconductance factor, 233, 238, 246–247, 253, 268
 - local area, 233–254, 378, 380–382, 464–466, 470–472, 474–475
 - measurements, 237–239, 255
 - mobility and, 233
 - modeling, 233–237, 239–241
 - performance and, 39, 268
 - prediction, 5–7, 233, 235, 240–241, 267, 405, 408
 - relative capacitance, 233
 - smaller geometry processes and, 241
 - surface-state charge variations and, 233–234
 - threshold voltage, 221, 233–237, 244–247, 258
 - tradeoffs, 34, 39, 320, 328
 - trends, 235, 236, 237–239
- Mobility, 13, 40, 42–43, 46, 52, 57–59, 71, 75, 80, 171, 203–207, 233, 240, 282, 556–558
- Mobility fluctuation model (Hooge model), 203–207
- MOSFETs (Metal-oxide semiconductor field effect transistors), 1, 13, 14, 18, 25, 36, 37, 130, 233, 276, 277, 361, 368, 382, 432, 439, 441, 447, 454, 457, 463, 465, 473, 478, 509, 520, 521–525, 530, 532, 540, 543
- MOSFET Operating Plane, 1, 37–39, 303–304, 348, 364, 425–431, 448–453, 521–525, 541–542
- Negative feedback gain regulation, 151–152, 475, 549
- Noise *see* Flicker noise; Thermal noise
- Non-CMOS technologies, 555, 561–562
- Non-DC signal errors, 265
- Non-input devices, 5, 39, 199, 220, 223, 253, 447, 463, 472, 478, 486, 494–495, 506–507, 538
- Non-quasi-static effects, 7, 99–100
- Norton equivalent circuits, 100–103, 189
- Offset voltage, 403–413, 441–442, 464–467, 470, 471–472
- Off-state leakage current, 282–283
- Ohmic region, thermal noise in, 189–190
- Onset of strong inversion, 52–55
- Open-loop, 7, 23, 475, 510, 511, 521, 533
- Operational amplifiers, design, 25, 377–476
- Operational transconductance amplifiers (OTAs), 2–4, 25, 39, 259, 264, 377–476, 477–478
- Optimization
- AC, 3, 4, 296, 363–372, 430–431, 452–453
 - amplifiers, 29
 - analog circuits, 375–376, 377–476
 - at micropower operation, 369–372
 - at millipower operation, 367–369
 - balanced, 296, 318, 366–367, 369, 370, 378, 431, 453
 - bandwidth, 29, 39, 262, 264
 - by EDA, 25
 - capacitances, 39, 169–188, 265–268, 276, 413–416, 442, 466–467
 - cascooded OTAs, 380–382, 448–474
 - channel length and, 1–5, 9, 35, 37, 346–349, 372–373, 382–383, 425–431, 472–474
 - channel width selection, 25, 37, 39, 64–65
 - current mirrors, 346–373
 - DC, 3, 4, 39, 363–372, 425, 429–430, 451–452
 - design, 4, 6, 36, 421–422, 425–476
 - differential pairs, 346–373
 - drain current, 35
 - flicker noise, 2, 3, 5, 29, 397–403, 440–441, 463–464
 - frequency response and, 389–393
 - in circuit analysis, 382–425
 - input/output voltage, 417–422
 - inversion coefficient, 35, 359, 372–373, 425–431
 - micropower, low-noise preamplifiers, 507–549
 - offset voltage, 403–413
 - output resistance, 385–387
 - power, 259–264
 - prediction accuracy for, 474–476, 549–550
 - procedure for devices, 372–373
 - region and level of inversion, 304–306
 - simple OTAs, 379–380, 425–448
 - slew rate, 417
 - smaller-geometry processes, 5, 555–562
 - thermal noise, 2, 3, 5, 29, 360, 366, 393–397, 439–440
 - tools for, 25–30
 - transconductance and, 29, 383–385
 - voltage gain, 387–389
- Organic thin-film transistors, 5, 561–562
- Output resistance, 385–387
- Overlap capacitance ratios, 45–46, 173–175
- Overlap tunneling, 270
- Partially depleted (PD) SOI processes, 41, 43, 50, 57, 129, 173, 227, 510, 555
- Pelgrom model, 237
- Pelgrom plots, 234, 237
- Perimeter capacitance, 45–46, 176–179, 310–311, 559
- Perimeter components, 177–178
- Polysilicon depletion, 170, 172–173, 181
- Polysilicon devices, 211–212
- Power spectral density (PSD), 189–191, 202, 207, 217, 224, 227, 229
- Preamplifiers, 5, 29, 296, 477–552

- Prediction
 accuracy, 105, 137, 474–476, 513, 519, 537, 540–541, 549–550, 570
 body-effect transconductance, 122, 125–129
 cascode OTA performance, 448–474
 channel width in, 312
 differential input preamplifier performance, 507–531
 drain conductance, 130–163
 drain current, 20, 36–37, 73, 76–79, 149
 drain–source resistance, 7, 475
 drain–source saturation voltage, 96–97
 flicker noise, 7, 212–217, 440–441, 463–464, 516–520, 538–541
 gate–source voltage, 86–88
 mismatch, 7
 of capacitances, 169
 simple OTA performance, 425–448
 single-ended input preamplifier performance, 531–549
 source–body leakage current and, 279–282
 source degeneration and, 306, 496–504
 thermal noise, 7, 439–440, 462–463
 transconductance, 7, 111–113, 435–438, 458–461
- PreSPICE, 37
- Procedural Analog Design (PAD) tool, 27
- Quasi-static models, 7, 100
- Radio frequency (RF) applications, 7, 268, 325, 481
- Random telegraph signals (RTS), 201
- Ratio of squared conductances, 434, 436
- Regions of inversion, 53–55, 304–306
- Resistive degeneration, 478, 496–504, 548
- Self-heating, 152, 159, 254
- Shape factor, 14, 18, 22, 37–38, 62–63, 131, 137, 145, 165, 169, 240, 266, 300, 302
- Sheet current normalization, 51
- Shot noise, 189, 191, 194, 200, 231, 277, 550
- Silicon cost, 65–67, 300, 302
- Silicon-on-insulator (SOI) CMOS processes, 13, 28, 48–49, 115, 223, 280, 305, 555
- Silicon surface potential, 48, 122–125, 142
- Simple operational transconductance amplifiers (OTAs)
 bandwidth and, 471
 channel lengths in, 375, 447
 design optimization for, 425–448
 drain currents in, 375, 406, 426
 flicker noise and, 440–441
 frequency response and, 389–392
 in moderate inversion, 440
 input 1 dB compression voltage, 423–424
 input/output capacitances, 413–415
 input/output voltage ranges and, 417–422
 input-referred voltage, 278, 404, 442
 inversion coefficient and, 377–380, 443
 offset voltage and, 403–413
 output resistance and, 385–387
 predicted and measured performance, 431–446
 slew rate, 417, 442–443
 thermal noise and, 375, 393–397
 transconductance and, 383–385
 voltage gain and, 387–389
- Simulation, 2, 7, 25, 29, 30, 37–40, 53, 179, 281, 369
- Single-ended input preamplifier
 applications, 531
 circuit analysis, 532–541
 description, 531–532
 design improvements, 547–549
 flicker noise and, 538–541
 frequency response in, 534–535
 predicted and measured performance, 541–547
 thermal noise in, 535–538
 voltage gain in, 533–534
- Sizing, 14, 15, 25, 29, 61–65, 446
- Slew rate, 417, 430, 442–443, 467
- Small-area devices, 216–217, 270, 464, 551–552
- Small geometry effects (processes), 2, 3, 7, 15, 16, 34, 50, 68, 69, 79, 80–82, 89, 90, 117–118, 121, 165, 166, 181, 190–196, 199, 200, 225, 253, 295, 299, 306, 308, 320–321, 329–330, 337, 383, 424–426, 448, 492, 550, 555, 560–561, 581
- Small-signal model, 98–103, 170, 173, 176, 180, 185, 188, 273, 274, 281
- Small signal parameters, 1, 25, 34, 98–169, 265–268, 307, 329, 359–360, 362, 570
- Small-signal resistance, 151, 278
- Source area capacitances, 45
- Source–body leakage, 268, 279–282
- Source degeneration, 16, 147, 150, 151, 306, 328, 487–489
- Source resistance, 147, 227–229
- Spectral humps, 204, 215–216, 223
- SPICE MOS models, 189, 207, 490
- Spurious free dynamic range (SFDR), 116
- Static feedback, 141–142
- Submicron processes, 210, 237–239
- Subregions of inversion, 53–55
- Substrate current, 147, 148, 149, 163, 229, 281
- Substrate factor, 13, 34, 43, 46–59, 122–125, 132, 256, 556–559
- Subthreshold swings, 562
- Systematic offset, 378, 412–413, 429, 442, 465
- Technology current, 40, 43, 47, 51–52, 57–60, 67, 108, 488, 492
- Temperature, 14, 15, 29, 34, 40, 46, 55–61, 79, 153, 194, 198, 280, 281, 480

- Thermal noise
 bias compliance voltage and, 486
 carrier heating and, 193–194
 channel length and, 34, 195, 196, 197, 200, 225, 302, 363, 548
 channel length modulation (CLM) and, 193–194
 CMOS preamplifier design and, 477–552
 DC bias and, 478, 513–515, 536–538
 degeneration resistance and, 478
 differential input preamplifier and, 511–512
 drain current and, 35, 194, 195, 196, 197, 198, 199, 302
 drain-referred, 105, 188, 194–200, 221
 efficiency, 339, 479–482, 546, 548–549
 errors associated with, 262–265
 gate-referred, 37, 103, 188, 194–200
 gate resistance, 227–231
 gate shot-noise current and, 278
 in cascoded OTAs, 383–384
 in moderate inversion, 192, 194, 198, 548
 induced gate noise current and, 229–231
 in ohmic region, 189–190
 input devices and, 39, 447–451, 550–552
 in saturation region, 188, 190–200
 in simple OTAs, 375, 393–394
 in strong inversion, 191, 192, 194, 198, 199
 inversion coefficient and, 34, 192–200, 366, 464, 494, 556–557
 in weak inversion, 191, 192, 194, 198, 547
 long-channel devices and, 193
 management, 483–486
 measurements, 193, 224
 MOSFET operating plane and, 303
 non-input devices and, 551
 optimization, 2, 3, 5, 29, 360, 364, 393–397, 433
 predictions, 7–8, 431–435, 453–458
 process technology and, 200
 resistive degeneration and, 478, 486, 496
 selection for differential input preamplifier, 521–525
 short-channel devices and, 193, 196, 198, 199
 single-ended input preamplifier and, 531–532
 small-geometry effects, 190, 191, 193–194, 199, 200, 337, 383
 source resistance and, 227–229
 substrate resistance, 227–229
 temperature and, 194, 198
 tradeoffs, 4, 34, 320–325, 328–333, 340, 346–348
 transconductance amplifiers and, 199
 velocity saturation and, 191–198, 200, 550
 vertical field mobility reduction (VFMR) and, 192–200
- Thévenin-equivalent circuits, 100, 101, 103, 189
- Thin-film, field effect transistors, 5, 561
- Threshold voltage mismatch, 40, 44, 217, 221, 233, 234–237, 239, 240–246, 248, 250–253, 256–258, 266, 267
- Timing skew, 264
- Tradeoffs
 AC optimization and, 363–367, 429–431, 451–453
 balanced optimization and, 363–367, 429–431, 451–453
 bandwidth, 4, 34, 184, 259–262, 317–320, 324–325, 337–344
 capacitance, 4, 34, 307, 310–312, 320, 323–326
 cascoded OTAs, 470–472
 channel length and, 4, 307–310, 546
 channel width, 4, 309–310
 common to all devices, 306–319
 current mirrors, 328–336
 DC offset, 340–342
 DC optimization and, 363–367, 429–431, 451–453
 drain–body capacitance, 310–312
 drain current, 307, 331–336
 drain-induced barrier lowering (DIBL), 295, 298
 drain-referred flicker noise current, 333–336
 drain-referred thermal-noise current, 329–331
 drain–source saturation voltage, 4, 312–314
 Early voltage, 314–315, 338
 effective gate–source voltage, 312–317
 flicker noise, 2, 4, 34, 320–321, 325–329, 333–336, 340
 gate area, 309–310
 gate leakage current, 39
 gate–source conductance and, 39
 geometry, 34
 importance in CMOS design, 1–3
 in current-mode circuits, 259–261
 in figures of merit, 336–345
 in moderate inversion, 2
 in strong inversion, 3
 intrinsic voltage gain, 4, 37, 316–320
 inversion coefficient and, 4, 307, 308, 549
 in weak inversion, 6
 leakage current, 34
 mismatch, 34, 39, 320–321, 328
 performance, 4, 24, 37–39, 67, 303–345
 power, 259–262, 340–345
 simple OTAs, 446
 small-signal parameters, 34
 specific to current-mirror devices, 328–336
 specific to differential-pair devices, 320–328
 thermal noise, 2, 34, 320–325, 328–331, 340, 342–345
 transconductance, 314–317, 320–321, 338–343
 velocity saturation, 306, 308
- Transconductance
 AC optimization and, 430
 balanced optimization and, 431
 bandwidth, 4, 180, 467
 bipolar transistors and, 11–14
 body-effect factor and, 104, 125–129
 cascoded OTAs and, 384, 448, 451

- channel length, 22, 109–113, 300, 357–360
- DC optimization and, 369, 425
- distortion, 3, 115–121, 298, 302, 320–321, 365, 373, 570
- drain current and, 2, 13–23, 67, 265–26, 302
- drain–source saturation voltage and, 478
- effective voltage and, 105, 117, 119, 120, 131, 142, 265
- efficiency, 2, 3, 5, 6, 12–25, 28, 33, 34, 36, 37, 39, 43, 51, 103–114, 164, 242, 314–315, 322, 338–339, 348, 351, 369, 405, 488, 510, 556
- factor, 40–42, 57–60, 63, 67, 221, 233, 234, 236, 237, 240, 243, 244, 246, 247–249, 253, 255, 256, 261, 267
- gate area and, 266
- in deep ohmic region, 487, 489–491
- in moderate inversion, 18, 29, 33, 35, 36, 39, 105, 111–115
- input devices and, 39
- in saturation, 486–489
- in strong inversion, 15, 16, 17, 33, 39
- intrinsic voltage gain and, 103–121, 163, 164
- in weak inversion, 11, 13–14, 33, 39, 105, 111–113
- inversion coefficient and, 6, 34, 36, 104, 105, 111–113, 298, 314–315, 322, 478
- minimization, 477
- mismatch, 44, 265–267, 265
- non-input devices and, 39
- optimization and, 29, 360, 383–384
- performance predictions and, 6, 474, 550
- ratio to drain bias current, 2
- simple OTAs and, 4, 379–380, 383–384, 435, 436
- source degeneration and, 306, 490
- source resistance and, 147
- technology current and, 108
- temperature and, 60
- thermal noise and, 551
- velocity saturation and, 36, 106–115
- VFMR effects and, 36, 106–114, 383
- without small-geometry effects, 103–121
- Transimpedance amplifiers, 214
- Transistors
 - bipolar, 3, 11–14, 23, 24, 33, 130, 160, 235, 478–479
 - carbon nanotube, field-effect, 561–562
 - field-effect, 190. *See also* Metal-oxide semiconductor field effect transistors (MOSFETs)
 - optimization, 39
 - sizing, 29
 - thin-film, field effect, 5, 561
- Tunneling, 232, 268, 271, 280, 283
- Unified carrier density correlated mobility fluctuation model, 201, 204–207
- Velocity saturation effects
 - channel length and, 146, 344, 551
 - critical electric field, 55
 - designs including, 43
 - distortion and, 120
 - drain current and, 16, 18, 51, 82–96, 261, 273
 - drain–source saturation voltage and, 92–96
 - flicker noise and, 222, 250, 273, 306, 309, 322
 - gate–source voltage and, 17, 19, 82–86, 257
 - hot-electron effects and, 147
 - in moderate inversion, 18–20, 22, 29, 35, 39, 108–111, 120, 485, 573
 - in strong inversion, 16, 17, 18, 33, 107–111
 - intrinsic bandwidth and, 329–336
 - intrinsic gate capacitances and, 170
 - intrinsic voltage gain and, 165, 166
 - inversion coefficient and, 53, 297
 - in weak inversion, 108–111
 - loss of current due to, 282–283
 - MOSFET operating plane and, 303–304
 - optimum performance tradeoffs and, 318
 - OTAs and, 417–419
 - short-channel devices and, 70, 72, 106–111, 182, 192, 196, 199, 383, 551
 - temperature and, 55–57
 - thermal noise and, 191–198, 200, 558
 - threshold-voltage mismatch and, 246, 250, 251
 - tradeoffs and, 306, 308
 - transconductance and, 36, 106–115, 266
 - transition exponent, 42–44
 - VFMR and, 72–76, 106–113, 267
- Vertical field mobility reduction (VFMR)
 - bandwidth and, 181–186, 383
 - channel length and, 109–115, 357
 - distortion and, 120, 116
 - drain current and, 16, 20, 21, 48, 52, 71–76, 82–87, 106–114, 268, 270
 - drain–source saturation voltage and, 92, 93, 95
 - flicker noise and, 206, 216, 217, 218, 222, 225
 - gate-oxide thickness and, 82
 - gate–source voltage and, 80, 256–257
 - in moderate inversion, 106–108, 120
 - in OTAs, 425–426
 - in strong inversion, 107–109, 385
 - intrinsic gate capacitance and, 172
 - intrinsic voltage gain and, 184–185
 - inversion coefficient and, 52, 53, 297, 383
 - in weak inversion, 106–108
 - long-channel devices and, 541

Vertical field mobility reduction (VFMR) (*Continued*)
loss of current due to, 282
mobility and, 75, 80
reduction factor, 556
thermal noise and, 192–200

threshold-voltage mismatch and, 246, 250, 251
tradeoffs and, 308–309
transconductance and, 36, 106–115, 266, 383
velocity saturation and, 72–76, 106–113
voltage gain and, 383

