
Contents

Preface	xv
Acknowledgements	xxi
Chapter 1 RF DESIGN and ESD	1
1.1 Fundamental Concepts of ESD Design	1
1.2 Fundamental Concepts of RF ESD Design	4
1.3 Key RF ESD Contributions	10
1.4 Key RF ESD Patents	13
1.5 ESD Failure Mechanisms	13
1.5.1 RF CMOS ESD Failure Mechanisms	14
1.5.2 Silicon Germanium ESD Failure Mechanisms	15
1.5.3 Silicon Germanium Carbon ESD Failure Mechanisms in Silicon Germanium Carbon Devices	15
1.5.4 Gallium Arsenide Technology ESD Failure Mechanisms	16
1.5.5 Indium Gallium Arsenide ESD Failure Mechanisms	16
1.5.6 RF Bipolar Circuits ESD Failure Mechanisms	17
1.6 RF Basics	17
1.7 Two-Port Network Parameters	21
1.7.1 Z-Parameters	21
1.7.2 Y-Parameters	22
1.7.3 S-Parameters	22
1.7.4 T-Parameters	23
1.8 Stability: RF Design Stability and ESD	24
1.9 Device Degradation and ESD Failure	26
1.9.1 ESD-Induced D.C. Parameter Shift and Failure Criteria	26
1.9.2 RF Parameters, ESD Degradation, and Failure Criteria	28
1.10 RF ESD Testing	29
1.10.1 ESD Testing Models	29
1.10.2 RF Maximum Power-to-Failure and ESD Pulse Testing Methodology	33
1.10.3 ESD-Induced RF Degradation and S-Parameter Evaluation Test Methodology	37

viii CONTENTS

1.11	Time Domain Reflectometry (TDR) and Impedance Methodology for ESD Testing	39
1.11.1	Time Domain Reflectometry (TDR) ESD Test System Evaluation	40
1.11.2	ESD Degradation System Level Method – Eye Tests	44
1.12	Product Level ESD Test and RF Functional Parameter Failure	46
1.13	Combined RF and ESD TLP Test Systems	48
1.14	Closing Comments and Summary	51
	Problems	52
	References	53

Chapter 2 RF ESD Design **61**

2.1	ESD Design Methods: Ideal ESD Networks and RF ESD Design Windows	61
2.1.1	Ideal ESD Networks and the Current–Voltage d.c. Design Window	61
2.1.2	Ideal ESD Networks in the Frequency Domain Design Window	63
2.2	RF ESD Design Methods: Linearity	64
2.3	RF ESD Design: Passive Element Quality Factors and Figures of Merit	68
2.4	RF ESD Design Methods: Method of Substitution	70
2.4.1	Method of Substitution of Passive Element to ESD Network Element	71
2.4.2	Substitution of ESD Network Element to Passive Element	72
2.5	RF ESD Design Methods: Matching Networks and RF ESD Networks	73
2.5.1	RF ESD Method – Conversion of Matching Networks to ESD Networks	74
2.5.2	RF ESD Method: Conversion of ESD Networks into Matching Networks	76
2.5.2.1	Conversion of ESD Networks into L-Match Networks	76
2.5.2.2	Conversion of ESD Networks into II-Match Networks	77
2.5.2.3	Conversion of ESD Networks into T-Match Networks	78
2.6	RF ESD Design Methods: Inductive Shunt	79
2.7	RF ESD Design Methods: Cancellation Method	82
2.7.1	Quality Factors and the Cancellation Method	82
2.7.2	Inductive Cancellation of Capacitance Load and Figures of Merit	83
2.7.3	Cancellation Method and ESD Circuitry	85
2.8	RF ESD Design Methods: Impedance Isolation Technique Using LC Resonator	89
2.9	RF ESD Design Methods: Lumped versus Distributed Loads	91
2.9.1	RF ESD Distributed Load with Coplanar Wave Guides	92
2.9.2	RF ESD Distribution Coplanar Waveguides Analysis Using ABCD Matrices	93
2.10	ESD RF Design Synthesis and Floor Planning: RF, Analog, and Digital Integration	95
2.10.1	ESD Power Clamp Placement Within a Domain	96
2.10.2	Power Bus Architecture and ESD Design Synthesis	97
2.10.3	V_{DD} -to- V_{SS} Power Rail Protection	98

2.10.4	V_{DD} -to-Analog V_{DD} and V_{DD} -to-RF V_{CC} Power Rail Protection	99
2.10.5	Interdomain ESD Protection Networks	100
2.11	ESD Circuits and RF Bond Pad Integration	101
2.12	ESD Structures Under Wire Bond Pads	103
2.13	Summary and Closing Comments	106
	Problems	106
	References	108
Chapter 3	RF CMOS and ESD	111
3.1	RF CMOS: ESD Device Comparisons	111
3.2	Circular RF ESD Devices	116
3.3	RF ESD Design—ESD Wiring Design	118
3.4	RF Passives: ESD and Schottky Barrier Diodes	120
3.5	RF Passives: ESD and Inductors	122
3.6	RF Passives: ESD and Capacitors	127
3.6.1	Metal-oxide-Semiconductor and Metal–Insulator–Metal Capacitors	128
3.6.2	Varactors and Hyper-Abrupt Junction Varactor Capacitors	128
3.6.3	Metal-ILD-Metal Capacitors	129
3.6.4	Vertical Parallel Plate (VPP) Capacitors	130
3.7	Summary and Closing Comments	131
	Problems	132
	References	133
Chapter 4	RF CMOS ESD Networks	139
4.1	RF CMOS Input Circuits	139
4.1.1	RF CMOS ESD Diode Networks	139
4.1.2	RF CMOS Diode String ESD Network	143
4.2	RF CMOS: Diode–Inductor ESD Networks	145
4.2.1	RF Inductor–Diode ESD Networks	147
4.2.2	RF Diode–Inductor ESD Networks	148
4.3	RF CMOS Impedance Isolation LC Resonator ESD Networks	149
4.3.1	RF CMOS LC–Diode ESD Networks	150
4.3.2	RF CMOS Diode–LC ESD Networks	150
4.3.3	Experimental Results of the RF CMOS LC–Diode Networks	151
4.4	RF CMOS LNA ESD Design	152
4.4.1	RF LNA ESD Design: Low Resistance ESD Inductor and ESD Diode Clamping Elements in Π -Configuration	153
4.5	RF CMOS T-Coil Inductor ESD Input Network	157
4.6	RF CMOS Distributed ESD Networks	159
4.6.1	RF CMOS Distributed RF ESD Networks	159
4.6.2	RF CMOS Distributed RF ESD Networks using Series Inductor and Dual-Diode Shunt	160
4.6.3	RF CMOS Distributed RF ESD Networks using Series Inductor and MOSFET Parallel Shunt	163
4.7	RF CMOS Distributed ESD Networks: Transmission Lines and Coplanar Waveguides	165

x CONTENTS

4.8	RF CMOS: ESD and RF LDMOS Power Technology	167
4.9	RF CMOS ESD Power Clamps	170
4.9.1	RC-Triggered MOSFET ESD Power Clamp	172
4.9.2	High Voltage RC-Triggered MOSFET ESD Power Clamp	174
4.9.3	Voltage-Triggered MOSFET ESD Power Clamps	175
4.10	Summary and Closing Comments	176
	Problems	177
	References	178
Chapter 5 Bipolar Physics		183
5.1	Bipolar Device Physics	183
5.1.1	Bipolar Transistor Current Equations	183
5.1.2	Bipolar Current Gain and Collector-to-Emitter Transport	184
5.1.3	Unity Current Gain Cutoff Frequency	185
5.1.4	Unity Power Gain Cutoff Frequency	186
5.2	Transistor Breakdown	186
5.2.1	Avalanche Multiplication and Breakdown	186
5.2.2	Bipolar Transistor Breakdown	188
5.3	Kirk Effect	190
5.4	Johnson Limit: Physical Limitations of the Transistor	191
5.4.1	Voltage–Frequency Relationship	191
5.4.2	Johnson Limit Current–Frequency Formulation	193
5.4.3	Johnson Limit Power Formulation	194
5.5	RF Instability: Emitter Collapse	195
5.6	ESD RF Design Layout: Emitter, Base, and Collector Configurations	201
5.7	ESD RF Design Layout: Utilization of a Second Emitter (Phantom Emitter)	204
5.8	ESD RF Design Layout: Emitter Ballasting	208
5.9	ESD RF Design Layout: Thermal Shunts and Thermal Lenses	210
5.10	Base-Ballasting and RF Stability	211
5.11	Summary and Closing Comments	213
	Problems	213
	References	214
Chapter 6 Silicon Germanium and ESD		217
6.1	Heterojunctions and Silicon Germanium Technology	217
6.1.1	Silicon Germanium HBT Devices	218
6.1.2	Silicon Germanium Device Structure	219
6.2	Silicon Germanium Physics	221
6.3	Silicon Germanium Carbon	224
6.4	Silicon Germanium ESD Measurements	226
6.4.1	Silicon Germanium Collector-to-Emitter ESD Stress	227
6.4.2	ESD Comparison of Silicon Germanium HBT and Silicon BJT	229
6.4.3	SiGe HBT Electrothermal Human Body Model (HBM) Simulation of Collector–Emitter Stress	232
6.5	Silicon Germanium Carbon Collector–Emitter ESD Measurements	233

6.6	Silicon Germanium Transistor Emitter–Base Design	237
6.6.1	Epitaxial-Base Heterojunction Bipolar Transistor (HBT) Emitter–Base Design	238
6.6.2	Emitter–Base Design RF Frequency Performance Metrics	240
6.6.3	SiGe HBT Emitter–Base Resistance Model	240
6.6.4	SiGe HBT Emitter–Base Design and Silicide Placement	241
6.6.5	Self-Aligned (SA) Emitter–Base Design	245
6.6.6	Non-self aligned (NSA) Emitter–Base Design	248
6.6.6.1	NSA Human Body Model (HBM) Step Stress	249
6.6.6.2	Transmission Line Pulse (TLP) Step Stress	250
6.6.6.3	RF Testing of SiGe HBT Emitter–Base Configuration	251
6.6.6.4	Unity Current Gain Cutoff Frequency–Collector Current Plots	254
6.6.7	Silicon Germanium Carbon – ESD-Induced <i>S</i> -Parameter Degradation	256
6.6.8	Electrothermal Simulation of Emitter–Base Stress	258
6.7	Field-Oxide (FOX) Isolation Defined Silicon Germanium Heterojunction Bipolar Transistor HBM Data	259
6.8	Silicon Germanium HBT Multiple-Emitter Study	260
6.9	Summary and Closing Comments	262
	Problems	262
	References	263
Chapter 7 Gallium Arsenide and ESD		269
7.1	Gallium Arsenide Technology and ESD	269
7.2	Gallium Arsenide Energy-to-Failure and Power-to-Failure	269
7.3	Gallium Arsenide ESD Failures in Active and Passive Elements	272
7.4	Gallium Arsenide HBT Devices and ESD	273
7.4.1	Gallium Arsenide HBT Device ESD Results	274
7.4.2	Gallium Arsenide HBT Diode Strings	275
7.5	Gallium Arsenide HBT-Based Passive Elements	277
7.5.1	GaAs HBT Base–Collector Varactor	277
7.6	Gallium Arsenide Technology Table of Failure Mechanisms	279
7.7	Indium Gallium Arsenide and ESD	279
7.8	Indium Phosphide (InP) and ESD	281
7.9	Summary and Closing Comments	281
	Problems	281
	References	282
Chapter 8 Bipolar Receiver Circuits and Bipolar ESD Networks		287
8.1	Bipolar Receivers and ESD	287
8.2	Single Ended Common-Emitter Receiver Circuits	288
8.2.1	Single-Ended Bipolar Receiver with D.C. Blocking Capacitors	289
8.2.2	Single-Ended Bipolar Receiver with D.C. Blocking Capacitors and ESD Protection	290

9.6	Guard Ring <i>P</i> -Cell Methodology	362
9.6.1	Guard Rings for Internal and External Latchup Phenomena	362
9.6.2	Guard Ring Theory	363
9.6.3	Guard Ring Design	365
9.6.4	Guard Ring Characterization	367
9.7	Summary and Closing Comments	370
	Problems	370
	References	371
Chapter 10 Alternative ESD Concepts: On-Chip and Off-Chip ESD Protection Solutions		375
10.1	Spark Gaps	375
10.2	Field Emission Devices	378
10.2.1	Field Emission Device (FED) as ESD Protection	378
10.2.2	Field Emission Device in Gallium Arsenide Technology	379
10.2.3	Field Emission Device Electronic Blunting Effect	380
10.2.4	Field Emission Device Multiemitter ESD Design	380
10.2.5	Field Emission Device (FED) ESD Design Practices	382
10.3	Off-Chip Protection and Off-Chip Transient Suppression Devices	382
10.3.1	Off-Chip Transient Voltage Suppression (TVS) Devices	383
10.3.2	Off-Chip Polymer Voltage Suppression (PVS) Devices	384
10.4	Package-Level Mechanical ESD Solutions	386
10.5	RF Proximity Communications Chip-to-Chip ESD Design Practices	387
10.6	Summary and Closing Comments	388
	Problems	389
	References	389
Index		391

