

# Contents

<b>Preface.....</b>	<b>ix</b>
<b>Chapter 1: Probability Theory and Performance Evaluation.....</b>	<b>1</b>
Computer Performance Evaluation Methodology .....	20
P. Heidelberger and S.S. Lavenberg	
<i>IEEE Transactions on Computers</i> , December 1984	
<b>Chapter 2: Processor Architecture.....</b>	<b>47</b>
An Instruction Timing Model of CPU Performance .....	52
B.L. Peuto and L.J. Shustek	
<i>Proceedings of the 4th Annual Symposium on Computer Architecture</i> , 1977	
On Parallel Processing Systems: Amdahl's Law Generalized and Some Results on Optimal Design.....	66
L. Kleinrock and J.-H. Huang	
<i>IEEE Transactions on Software Engineering</i> , May 1992	
The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance.....	80
N.P. Jouppi	
<i>IEEE Transactions on Computers</i> , December 1989	
Classification and Performance Evaluation of Instruction Buffering Techniques.....	94
L. Kurian, P.T. Hulina, L.D. Coraor, and D.N. Mannai	
<i>Proceedings of the 18th International Symposium on Computer Architecture</i> , 1991	
Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance.....	104
P.G. Emma and E.S. Davidson	
<i>IEEE Transactions on Computers</i> , July 1987	

Optimal Pipelining.....	121
P.K. Dubey and M.J. Flynn	
<i>Journal of Parallel and Distributed Computing</i> , 1990	
Branch Strategies: Modeling and Optimization .....	131
P.K. Dubey and M.J. Flynn	
<i>IEEE Transactions on Computers</i> , October 1991	
<b>Chapter 3: Cache Memory Models.....</b>	<b>141</b>
Footprints in the Cache.....	146
D. Thiébaud and H.S. Stone	
<i>ACM Transactions on Computer Systems</i> , November 1987	
An Analytical Cache Model .....	171
A. Agarwal, M. Horowitz, and J. Hennessy	
<i>ACM Transactions on Computer Systems</i> , May 1989	
Modeling Live and Dead Lines in Cache Memory Systems .....	203
A. Mendelson, D. Thiébaud, and D.K. Pradhan	
<i>IEEE Transactions on Computers</i> , January 1993	
Optimal Partitioning of Cache Memory .....	217
H.S. Stone, J. Turek, and J.L. Wolf	
<i>IEEE Transactions on Computers</i> , September 1992	
An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols.....	232
M.K. Vernon, E.D. Lazowska, and J. Zahorjan	
<i>Proceedings of the 15th Annual Symposium on Computer Architecture</i> , 1988	
Analyzing Multiprocessor Cache Behavior Through Data Reference Modeling .....	240
J. Tsai and A. Agarwal	
<i>Proceedings ACM SIGMETRICS</i> , 1993	
Analysis of Multiprocessors with Private Cache Memories .....	252
J.H. Patel	
<i>IEEE Transactions on Computers</i> , April 1982	
<b>Chapter 4: Main Memory Models .....</b>	<b>261</b>
Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme.....	265
D.T. Harper, III and J.R. Jump	
<i>IEEE Transactions on Computers</i> , December 1987	
Performance of Processor-Memory Interconnections for Multiprocessors .....	275
J.H. Patel	
<i>IEEE Transactions on Computers</i> , October 1981	

General Model for Memory Interference in Multiprocessors and Mean Value Analysis.....	285
B. Šmilauer	
<i>IEEE Transactions on Computers</i> , August 1985	
Equilibrium Point Analysis of Memory Interference in Multiprocessor Systems .....	293
A. Fukuda	
<i>IEEE Transactions on Computers</i> , May 1988	
Scalar Memory References in Pipelined Multiprocessors: A Performance Study.....	302
R. Ganesan and S. Weiss	
<i>IEEE Transactions on Software Engineering</i> , January 1992	
Performance Measurement and Modeling to Evaluate Various Effects on a Shared Memory Multiprocessor .....	311
X. Zhang	
<i>IEEE Transactions on Software Engineering</i> , January 1991	
Optimal Design of Multilevel Storage Hierarchies .....	318
R.M. Geist and K.S. Trivedi	
<i>IEEE Transactions on Computers</i> , March 1982	
 <b>Chapter 5: Disk and Disk Cache Systems .....</b>	 <b>331</b>
Analysis of the Periodic Update Write Policy for Disk Cache .....	334
S.D. Carson and S.D. Setia	
<i>IEEE Transactions on Software Engineering</i> , January 1992	
Models of DASD Subsystems with Multiple Access Paths: A Throughput-Driven Approach .....	345
A. Brandwajn	
<i>IEEE Transactions on Computers</i> , May 1983	
Synchronized Disk Interleaving .....	358
M.Y. Kim	
<i>IEEE Transactions on Computers</i> , November 1986	
Asynchronous Disk Interleaving: Approximating Access Delays .....	369
M.Y. Kim and A. Tantawi	
<i>IEEE Transactions on Computers</i> , July 1991	
An Analytic Performance Model of Disk Arrays .....	379
E.K. Lee and R.H. Katz	
<i>Proceedings ACM SIGMETRICS</i> , 1993	
 <b>About the Author.....</b>	 <b>391</b>