

# Contents

**List of Contributors xv**

**List of Acronyms xvii**

**Foreword xxi**

Chapter 1 **Basics of Nonvolatile Semiconductor Memory Devices 1**

*G. Groeseneken, H. E. Maes, J. Van Houdt, and J. S. Witters*

1.0 INTRODUCTION 1

1.1 BASIC PRINCIPLES AND HISTORY OF NVM DEVICES 4

1.1.1 Basic Operating Principle 4

1.1.2 Short Historical Review 6

1.2 BASIC PROGRAMMING MECHANISMS 9

1.2.1 Fowler–Nordheim Tunneling 10

1.2.2 Polyoxide Conduction 14

1.2.3 Hot-Electron Injection 17

1.2.4 Source-Side Injection 21

1.2.5 Direct Band-to-Band Tunneling and Modified Fowler–Nordheim Tunneling 23

1.3	BASIC NVSM MEMORY PRODUCTS	25
1.3.1	EPROM/OTP	25
1.3.2	EEPROM	27
1.3.3	Flash EEPROM	30
1.3.4	NOVRAM	31
1.4	BASIC NVSM DEVICES PRESENTLY IN USE	32
1.4.1	Floating Gate Devices	32
1.4.1.1	SIMOS (EPROM, Flash EEPROM)	33
1.4.1.2	FLOTOX (EEPROM, NOVRAM)	37
1.4.1.3	TPFG (EEPROM, NOVRAM)	42
1.4.1.4	Combinations	44
1.4.2	Charge Trapping Devices	47
1.4.2.1	MNOS and SNOS Devices (EEPROM, NOVRAM)	47
1.4.2.2	SONOS Devices	49
1.4.3	Ferroelectric Devices	50
1.4.4	Comparison of the Floating Gate, Charge-Trapping, and Ferroelectric Devices	52
1.5	BASIC NVSM DEVICE EQUATIONS AND MODELS	52
1.5.1	The Capacitor Model	53
1.5.2	I-V Characteristics of Floating Gate Devices	57
1.5.3	Experimental Determination of the Coupling Factors $k$ and $d$	58
1.5.4	Modeling of the Memory Characteristics of FG-Cells	62
1.5.5	Modeling of the Memory Characteristics of SNOS and SONOS Devices	66
1.6	BASIC NVSM MEMORY CHARACTERISTICS	66
1.6.1	Transient Characteristics	67
1.6.2	Endurance Characteristics	69
1.6.2.1	Floating Gate Devices	69
1.6.2.2	Charge-Trapping Devices	73
1.6.3	Retention Characteristics	73
1.6.3.1	Floating Gate Devices	74
1.6.3.2	Charge-Trapping Devices	74
1.7	RADIATION ASPECTS OF NONVOLATILE MEMORIES	75
1.7.1	SNOS Technology	75
1.7.2	Floating Gate Technology	76
1.7.3	Ferroelectric Technology	78
	REFERENCES	78
Chapter 2	<b>Floating Gate Planar Devices</b>	<b>89</b>
	<i>H. C. Lin and R. Ramaswami</i>	
2.0	INTRODUCTION	89

2.1	CELL STRUCTURES AND OPERATION	90
2.1.1	Structures for Custom IC Applications	99
2.2.	MEMORY ARRAY CIRCUITRY	105
2.2.1	Charge-Pump Circuits	108
2.2.2	High-Voltage Load Circuits	112
2.2.3	Peripheral Control Circuits	115
2.3	PROCESS TECHNOLOGY	118
2.3.1	Ultrathin Tunnel Dielectric Technology	119
2.3.1.1	Floating Gate Doping and Etching	126
2.3.2	Interpoly Dielectrics	126
2.3.3	High-Voltage Technology	127
2.3.4	EEPROM Scaling Considerations	129
2.4	DEGRADATION MECHANISMS	130
2.4.1	Electron Capture and Emission	132
2.4.2	Hole Generation, Capture, and Emission	134
2.4.3	Oxide Breakdown	135
2.4.3.1	Electron Trapping Breakdown Model	135
2.4.3.2	Hole Trapping Breakdown Model	137
2.4.3.3	Noncharge-trapping Breakdown Model	139
2.4.4	Parameter Extraction	139
2.5	TYPICAL CURRENT-VOLTAGE (I-V) CHARACTERISTICS	143
2.5.1	Programming I-V Characteristics	143
2.5.2	Retention Characteristics	147
	REFERENCES	149

## Chapter 3 **Floating Gate Nonplanar Devices 156**

*H. A. R. Wegener and W. Owen*

3.0	INTRODUCTION	156
3.1	CELL STRUCTURES AND OPERATION	157
3.1.1	General Principles of Operation	157
3.1.1.1	Description of Device	157
3.1.1.2	Description of Nonvolatile Writing	159
3.1.1.3	Description of Reading	161
3.1.1.4	Capacitive Coupling of Voltages	161
3.1.1.5	Fowler–Nordheim Emission from Textured Surface Features	163
3.1.2	Description of Cell Structures	166
3.1.2.1	Early Cell	166
3.1.2.2	The Direct Write Cell	167

3.2	PROCESS TECHNOLOGY	170
3.2.1	General Description	170
3.2.2	High-Voltage Circuitry	170
3.2.3	Cell Processing	170
3.2.4	Summary of Production-Level Technology	171
3.3	MEMORY ARRAY CIRCUITRY	171
3.3.1	Typical Organization	171
3.3.2	Nonvolatile Writing	172
3.3.3	Reading	175
3.3.4	Typical Operation	175
3.3.5	Special Features	175
3.4	DEGRADATION MECHANISMS	176
3.4.1	Time-Dependent Dielectric Breakdown (TDDB)	176
3.4.2	Extrinsic Breakdown	177
3.4.3	Trap-up	178
3.4.4	Comparison with Thin Oxide	178
3.5	TYPICAL CHARACTERISTICS	180
3.5.1	Performance	180
3.5.2	Endurance	180
3.5.3	Retention	183
3.5.4	Technology Features, Cells, and Capacities	185
	REFERENCES	187
Chapter 4	<b>Floating Gate Flash Devices</b>	<b>189</b>
	<i>M. Gill and S. Lai</i>	
4.0	INTRODUCTION	189
4.0.1	Why Flash?	191
4.0.2	A Brief History of Flash EEPROM	193
4.1	BASICS OF PROGRAM AND ERASE OPERATIONS	194
4.1.1	Channel Hot-Electron (CHE) Programming	194
4.1.2	Source-Side Hot-Electron Programming	197
4.1.3	Fowler–Nordheim (F–N) Tunneling	198
4.1.4	Tunnel Programming	199
4.1.5	Tunnel Erase Through Thin Oxide	199
4.1.6	Tunnel Erase Through Poly-to-Poly Oxide	200
4.2	FLASH MEMORIES WITH CHANNEL HOT-ELECTRON (CHE) PROGRAM AND TUNNEL OXIDE ERASE	200
4.2.1	Positive Source Erase	200

- 4.2.2 Positive Drain Erase 202
- 4.2.3 Negative Gate Erase 202
  - 4.2.3.1 Negative (Control) Gate, Floating Gate to Source Erase 202
  - 4.2.3.2 Negative (Control) Gate, Floating Gate to Drain Erase 203
  - 4.2.3.3 Negative (Control) Gate, Floating Gate to Channel Erase 204
- 4.2.4 Erase Threshold Control 205
- 4.2.5 Erased  $V_t$  Spread Reduction 208
  - 4.2.5.1 Post-gate Oxide Poly Process 208
  - 4.2.5.2 Two-step Erase 209
  - 4.2.5.3 Self-convergence Erasing Scheme 209
- 4.2.6 Program Disturb Mechanisms 213
  
- 4.3 FLASH MEMORIES WITH CHANNEL HOT-ELECTRON PROGRAM AND POLY-TO-POLY ERASE 216
  - 4.3.1 Triple-Poly NOR 217
  - 4.3.2 Triple-Poly, Virtual Ground Contactless 217
    - 4.3.2.1 Cell/Array Architecture 219
    - 4.3.2.2 Programming 220
    - 4.3.2.3 Erase 221
    - 4.3.2.4 Read 222
    - 4.3.2.5 Write Inhibit Conditions 222
  - 4.3.3 The Field-Enhancing Tunneling Injector EEPROM Cell 223
    - 4.3.3.1 Cell Structure 223
    - 4.3.3.2 Erasing 226
    - 4.3.3.3 Erase Disturb 226
    - 4.3.3.4 Programming 226
    - 4.3.3.5 Program Disturb 227
  
- 4.4 FLASH MEMORIES WITH FOWLER–NORDHEIM TUNNEL PROGRAM AND ERASE 220
  - 4.4.1 Array Contactless EEPROM (ACEE) 228
    - 4.4.1.1 Charge Transfer 229
    - 4.4.1.2 Inhibit Condition 229
    - 4.4.1.3 Read 229
  - 4.4.2 The AND Cell 230
  - 4.4.3 The DINOR Cell 233
    - 4.4.3.1 Program/Erase Operation 234
    - 4.4.3.2 Cell Structure 234
    - 4.4.3.3 Disturb and Endurance Characteristics 235
    - 4.4.3.4 Virtual Ground DINOR 235
  - 4.4.4 HiCR Flash Memory Cell 237
    - 4.4.4.1 Program Disturbance 239
  - 4.4.5 NAND 241
    - 4.4.5.1 NAND Structure 241
    - 4.4.5.2 NAND Operation 242
    - 4.4.5.3 Disturb Mechanisms 244
    - 4.4.5.4 Special Features 244
  
- 4.5 SPECIAL AND ADVANCED CELL STRUCTURES 245

4.5.1	Source-Coupled Split-Gate (SCSG) Flash EEPROM Cell	245
4.5.1.1	Charge Transfer	245
4.5.1.2	Inhibit Conditions	247
4.5.1.3	Read	247
4.5.2	High-Injection MOS (HIMOS)	248
4.5.3	3-D Cell Structures	251
4.5.3.1	Trench-Embedded Field-Enhanced Tunneling (TEFET)	251
4.5.3.2	3-D Side-Wall Flash EEPROM Cell	252
4.5.4	Multilevel Cell	253
4.6	FLASH RELIABILITY ISSUES	255
4.6.1	Channel Hot-Electron Programming	255
4.6.1.1	Electron Trapping ( $N_{ox}$ ) in $V_{fg} > V_d$ Regime	255
4.6.1.2	Surface State Generation ( $N_{ss}$ ) in $V_{fg} < V_d$ Regime	258
4.6.1.3	Trap Reduction Through Nitridation	258
4.6.2	Grounded-Gate Source-Erase-Induced Cell Degradation	261
4.6.2.1	Band-to-Band Tunneling Generated Hot Hole	261
4.6.2.2	Avalanche Breakdown-Induced Cell Wearout	264
4.6.2.3	Reduction of Hot-Hole Injection	266
4.6.2.4	Drain-Leakage-Induced Over-Erase	267
4.6.2.5	Erratic Bits	267
4.6.3	Source-Side Injection	269
4.6.4	Stress-Induced Oxide Leakage	269
4.6.4.1	Time-Dependent Dielectric Breakdown (TDDB) under High-Frequency Stress	270
4.6.5	Poly-to-Poly Erase	272
4.6.6	Reliability of Interpoly Dielectric	272
4.6.7	Stacked Gate Write/Erase Endurance	272
4.6.7.1	NAND Write/Erase Endurance	272
4.6.8	Data Retention	274
4.6.9	Read Disturb	279
4.7	PROCESS TECHNOLOGY	281
4.7.1	Floating Gate Technology	281
4.7.2	High-Voltage Technology	282
4.8	MEMORY CIRCUITRY	282
4.8.1	Row Decoder Circuits	283
4.8.2	Erase Circuits	288
4.8.3	Charge-Pump Circuits	289
4.9	FLASH APPLICATIONS	289
4.9.1	EPROM Replacement	289
4.9.1.1	Code Storage	290
4.9.2	Automotive Applications	291
4.9.3	Joint Testability Action Group (JTAG)	291
4.9.4	Cards	292
4.9.4.1	Smart Cards	292

- 4.9.5 Look-Up Tables/Data Acquisition 292
- 4.9.6 Personal Systems 293
- 4.9.7 Analog Applications 293
- 4.9.8 Logic 293
- 4.9.9 New Architectures 293
- 4.9.10 DRAM versus Flash 294

- 4.10 CONCLUSIONS AND A LOOK INTO THE FUTURE 296
  - 4.10.1 Flash Market Development Trends 298

- 4.11 ACKNOWLEDGMENTS 298

## REFERENCES 298

## Chapter 5 **SONOS Nonvolatile Semiconductor Memories 309**

*M. H. White and F. R. Libsch*

### 5.0 INTRODUCTION 309

### 5.1 THE SONOS NONVOLATILE MEMORY TRANSISTOR 310

- 5.1.1 Trigate MNOS Memory Cell (3TC) 311
  - 5.1.1.1 Trigate Memory Cell Operation 314
  - 5.1.1.2 Trigate Memory Cell Electrical Characteristics 315
  - 5.1.1.3 Trigate Memory Cell Technology 315
- 5.1.2 Pass Gate Memory Cell (2TC) 317
  - 5.1.2.1 Pass Gate Memory Cell Operation 318
  - 5.1.2.2 Pass Gate Memory Cell Electrical Characteristics 320
  - 5.1.2.3 Pass Gate Memory Cell Technology 320
- 5.1.3 Split (Merged) Gate Cell (1-1/2TC) 324
  - 5.1.3.1 Split Gate Memory Cell Operation 324
  - 5.1.3.2 Split Gate Memory Cell Electrical Characteristics 326
  - 5.1.3.3 Split Gate Memory Cell Technology 327
- 5.1.4 Single-Transistor Memory Cell (1TC) 328
- 5.1.5 NVRAM Transistor Cell (SRAM + EEPROM) 328
  - 5.1.5.1 NVRAM Cell Operation 329
  - 5.1.5.2 NVRAM Cell Electrical Characteristics 330
  - 5.1.5.3 NVRAM Cell Technology 331

### 5.2 MEMORY ARRAY CIRCUITRY 332

- 5.2.1 Trigate Transistor Array 332
- 5.2.2 Pass Gate Transistor Array 335
- 5.2.3 Split (Merged) Gate Transistor Array 336
- 5.2.4 Single-Transistor Array 339
- 5.2.5 NVRAM Transistor Array 340

## 5.3 DEGRADATION MECHANISMS 341

## 5.4 TYPICAL CHARACTERISTICS 343

- 5.4.1 Erase/Write 343
- 5.4.2 Retention 344
- 5.4.3 Endurance 345
- 5.4.4 Radiation Hardness 345
- 5.4.5 Low-Voltage Operation 347
- 5.4.6 CMOS Compatibility 349
- 5.4.7 Scaling Issues 349

## REFERENCES 354

Chapter 6 **Reliability and NVSM Reliability 358**

*Y. Hsia and V. C. Tyree*

## 6.0 INTRODUCTION 358

## 6.1 PRIMARY RELIABILITY CONCERNS 362

- 6.1.1 Physics of Traps 363
  - 6.1.1.1 Charge and Traps in  $\text{SiO}_2$  363
  - 6.1.1.2 Charge and Traps in  $\text{Si}_3\text{N}_4$  369
- 6.1.2 NVSM Failure Modes 375
  - 6.1.2.1 Floating Gate NVSM Devices 375
  - 6.1.2.2 Floating Trap NVSM Devices 380

## 6.2 NVSM RELIABILITY AND APPLICATIONS 380

- 6.2.1 Reliability Modeling 385
  - 6.2.1.1 Oxide Failure Models 387
  - 6.2.1.2 Hot-Carrier Damage Models 389
  - 6.2.1.3 Electromigration Models 390
- 6.2.2 NVSM Application—Device Design Examples 392
- 6.2.3 NVSM Application—Circuit Design Examples 398

## 6.3 RELIABILITY TESTING AND YIELD 404

- 6.3.1 Validation Testing: Reliability Assurance in Manufacturing 408
  - 6.3.1.1 Accelerated Testing and Its Limitations 409
  - 6.3.1.2 The Impact of Choice of Distribution 410
  - 6.3.1.3 Recognizing Bimodal Distributions 411
  - 6.3.1.4 Hierarchical Calibration: Dealing with Nonideal Data Sets 414
  - 6.3.1.5 Isolating Mechanisms—Models and Testing: TDDB 416
  - 6.3.1.6 Isolating Mechanisms—Models and Testing: EM 421
  - 6.3.1.7 Electromigration Testing Standards: Contact Electromigration 422
  - 6.3.1.8 Electromigration Testing Standards: Interconnect Electromigration 422
  - 6.3.1.9 Isolating Mechanisms—Models and Testing: HCD 425
- 6.3.2 Typical Reliability Data 427

## REFERENCES 432

Chapter 7 **Radiation Tolerance 438***G. Messenger*

## 7.0 INTRODUCTION 438

## 7.1 BASIC RADIATION CONSIDERATIONS 438

- 7.1.1 Radiation Environments 438
  - 7.1.1.1 Nuclear Weapon Environments 439
  - 7.1.1.2 The Natural Space Radiation Environment 440
  - 7.1.1.3 Nuclear Power Reactors 442
  - 7.1.1.4 Radiation Simulations 443
- 7.1.2 Displacement Damage 443
  - 7.1.2.1 Lifetime Degradation 444
  - 7.1.2.2 Carrier Removal 444
  - 7.1.2.3 Mobility Degradation 445
  - 7.1.2.4 Particle Equivalence 446
  - 7.1.2.5 Device Effects 447
- 7.1.3 Ionizing Dose Damage 449
  - 7.1.3.1 Trapping in Bulk SiO<sub>2</sub> 449
  - 7.1.3.2 Trapping at SiO<sub>2</sub>-Si Interface 450
  - 7.1.3.3 Device Effects 450
- 7.1.4 Dose-Rate Effects 453
  - 7.1.4.1 Generation Rates 454
  - 7.1.4.2 IEMP 454
  - 7.1.4.3 Burnout 454
  - 7.1.4.4 Latchup 455
  - 7.1.4.5 Upset 456
- 7.1.5 Single-Event Phenomena 456
  - 7.1.5.1 Single-Event Latchup/Burnout 457
  - 7.1.5.2 Single-Event Upset 457

## 7.2 FLOATING GATE RADIATION EFFECTS 458

- 7.2.1 Basic Effects 458
- 7.2.2 Response to Ionizing Radiation 459
- 7.2.3 Hardening of Floating Gate Devices 460
- 7.2.4 Dose-Rate Response 460
- 7.2.5 Other Radiation Effects 460
- 7.2.6 System Considerations 461

## 7.3 SNOS RADIATION EFFECTS 461

- 7.3.1 Basic Effects 461
- 7.3.2 Response to Ionizing Radiation 462
- 7.3.3 Response to Dose Rate 463
- 7.3.4 Response to Neutron Fluence 463
- 7.3.5 Hardening of SNOS Memories 464

- 7.4 OTHER NONVOLATILE RAMS 464
  - 7.4.1 Magnetic RAMs 464
  - 7.4.2 Static RAMs with Battery Backup 464
  - 7.4.3 Ferroelectric RAMs 464

REFERENCES 465

## Chapter 8 **Procurement Considerations 466**

*D. Sweetman*

- 8.0 INTRODUCTION 466
- 8.1 COMMERCIAL SPECIFICATION PRACTICES 467
  - 8.1.1 Data Sheets 467
  - 8.1.2 Reliability Parameters 471
  - 8.1.3 Warranty Policies 474
- 8.2 CRITICAL DEVICE PARAMETERS 475
  - 8.2.1 Electrical 475
  - 8.2.2 Mechanical/Visual 476
  - 8.2.3 Reliability 476
- 8.3 MANUFACTURER'S SCREENING 476
  - 8.3.1 Electrical 477
  - 8.3.2 Reliability 477
- 8.4 QUALIFICATION TESTING 478
  - 8.4.1 Characterization 478
  - 8.4.2 Verification 479
- 8.5 SUMMARY 481

REFERENCES 481

## **Bibliography 483**

*W. D. Brown*

## **Index 555**

## **Editors' Biographies 589**