

Contents

Preface	ix
Acknowledgments	xi

Part I Introduction to Analog CAD

Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits	3
<i>Georges G. E. Gielen and Rob A. Rutenbar</i>	
Design of Mixed-Signal Systems-on-a-Chip	31
<i>Ken Kundert, Henry Chang, Dan Jefferies, Gilles Lamant, Enrico Malavasi, and Fred Sendig</i>	

Part II Analog Synthesis

IDAC: An Interactive Design Tool for Analog CMOS Circuits	45
<i>Marc G. R. Degrauwe, Olivier Nys, Evert Dijkstra, Jef Rijmenants, Serge Bitz, Bernard L. A. G. Goffart, Eric A. Vittoz, Stefan Cserveny, Christian Meixenberger, G. Van Der Stappen, and Henri J. Oguey</i>	
OPASYN: A Compiler for CMOS Operational Amplifiers	56
<i>Han Young Koh, Carlo H. Séquin, and Paul R. Gray</i>	
OASYS: A Framework for Analog Circuit Synthesis	69
<i>Ramesh Harjani, Rob A. Rutenbar, and L. Richard Carley</i>	
Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing	89
<i>Georges G. E. Gielen, Herman C. C. Walscharts, and Willy M. C. Sansen</i>	
STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits	97
<i>J. Paul Harvey, Mohamed I. Elmasry and Bosco Leung</i>	
Integer Programming Based Topology Selection of Cell-Level Analog Circuits	113
<i>Prabir C. Maulik, L. Richard Carley, and Rob A. Rutenbar</i>	
ARCHGEN: Automated Synthesis of Analog Systems	125
<i>Brian A. A. Antao and Arthur J. Brodersen</i>	
DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm	139
<i>Wim Kruiskamp and Domine Leenaerts</i>	
AMGIE: A Synthesis Environment for CMOS Analog Integrated Circuits	145
<i>Geert Van der Plas, Geert Debyser, Francky Leyn, Koen Lampaert, Jan Vandenbussche, Georges Gielen, and Willy Sansen</i>	
A High-Level Design and Optimization Tool for Analog RF Receiver Front-Ends	160
<i>Jan Crols, Stéphane Donnay, Michiel Steyaert, and Georges Gielen</i>	
A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells	164
<i>F. Medeiro, F. V. Fernández, R. Domínguez-Castro, and A. Rodríguez-Vázquez</i>	
Synthesis of High-Performance Analog Circuits in ASTRX/OBLX	168
<i>Emil S. Ochotta, Rob A. Rutenbar, and L. Richard Carley</i>	
MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells	190
<i>Michael Krasnicki, Rodney Phelps, Rob A. Rutenbar, and L. Richard Carley</i>	

Anaconda: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search	196
<i>Rodney Phelps, Michael Krasnicki, Rob A. Rutenbar, L. Richard Carley, and James R. Hellums</i>	
A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC	211
<i>Rodney Phelps, Michael J. Krasnicki, Rob A. Rutenbar, L. Richard Carley, and James R. Hellums</i>	
WiCkED: Analog Circuit Synthesis Incorporating Mismatch	217
<i>K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala</i>	
Optimal Design of a CMOS Op-Amp via Geometric Programming	221
<i>Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee</i>	
Part III Symbolic Analysis	
Techniques and Applications of Symbolic Analysis for Analog Integrated Circuits: A Tutorial Overview	245
<i>Georges G. E. Gielen</i>	
Flowgraph Analysis of Large Electronic Networks	262
<i>Janusz A. Starzyk and A. Konczykowska</i>	
ISAAC: A Symbolic Simulator for Analog Integrated Circuits	276
<i>Georges G. Gielen, Herman C. C. Walscharts, and Willy M. C. Sansen</i>	
Interactive AC Modeling and Characterization of Analog Circuits via Symbolic Analysis	287
<i>F. V. Fernández, A. Rodríguez-Vázquez, and J. L. Huertas</i>	
SSCNAP: A Program for Symbolic Analysis of Switched Capacitor Circuits	313
<i>Bixia Li and Deren Gu</i>	
Efficient Symbolic Computation of Approximated Small-Signal Characteristics of Analog Integrated Circuits	320
<i>Piet Wambacq, V. Fernández, Georges Gielen, Willy Sansen, and Angel Rodríguez-Vázquez</i>	
Efficient Approximation of Symbolic Network Functions Using Matroid Intersection Algorithms	324
<i>Qicheng Yu and Carl Sechen</i>	
High-Frequency Distortion Analysis of Analog Integrated Circuits	333
<i>Piet Wambacq, Georges G. E. Gielen, Peter R. Kinget, and Willy Sansen</i>	
Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams	344
<i>C.-J. Richard Shi and Xiang-Dong Tan</i>	
Part IV Analog Layout	
Layout Tools for Analog ICs and Mixed-Signal SoCs: A Survey	365
<i>Rob A. Rutenbar and John M. Cohn</i>	
ILAC: An Automated Layout Tool for Analog CMOS Circuits	373
<i>Jef Rijmenants, James B. Litsios, Thomas R. Schwartz, and Marc G. R. Degrauwe</i>	
KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing	382
<i>John M. Cohn, David J. Garrod, Rob A. Rutenbar, and L. Richard Carley</i>	
Automatic Generation of Parasitic Constraints for Performance-Constrained Physical Design of Analog Circuits	395
<i>Umakanta Choudhury and Alberto Sangiovanni-Vincentelli</i>	
Performance-Driven Compaction for Analog Integrated Circuits	412
<i>Eric Felt, Enrico Malavasi, Edoardo Charbon, Roberto Totaro, and Alberto Sangiovanni-Vincentelli</i>	
Automation of IC Layout with Analog Constraints	417
<i>Enrico Malavasi, Edoardo Charbon, Eric Felt, and Alberto Sangiovanni-Vincentelli</i>	
A Performance-Driven Placement Tool for Analog Integrated Circuits	437
<i>Koen Lampaert, Georges Gielen, and Willy M. Sansen</i>	
Optimum CMOS Stack Generation with Analog Constraints	445
<i>Enrico Malavasi and Davide Pandini</i>	

Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT	461
<i>Sujoy Mitra, Rob A. Rutenbar, L. Richard Carley, and David J. Allstot</i>	
System-Level Routing of Mixed-Signal ASICs in WREN	471
<i>Sujoy Mitra, Sudip K. Nag, Rob A. Rutenbar, and L. Richard Carley</i>	
Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis	473
<i>Balsha R. Stanisic, Nishath K. Verghese, Rob A. Rutenbar, L. Richard Carley, and David J. Allstot</i>	
Mondriaan: A Tool for Automated Layout Synthesis of Array-Type Analog Blocks	490
<i>G. Van der Plas, J. Vandenbussche, G. Gielen, and W. Sansen</i>	
Device-Level Early Floorplanning Algorithms for RF Circuits	494
<i>Mehmet Aktuna, Rob A. Rutenbar, and L. Carley</i>	
Part V Analog Modeling Analysis	
Macromodeling of Integrated Circuit Operational Amplifiers	511
<i>Greame R. Boyle, Barry M. Cohn, Donald O. Pederson, and James E. Solomon</i>	
A Macromodeling Algorithm for Analog Circuits	523
<i>Giorgio Casinovi and Alberto Sangiovanni-Vincentelli</i>	
Consistency Checking and Optimization of Macromodels	534
<i>Yun-Chen Ju, Vasant B. Rao, and Resve A. Saleh</i>	
Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits	545
<i>Nishath K. Verghese and David J. Allstot</i>	
Integration and Electrical Isolation in CMOS Mixed-Signal Wireless Chips	555
<i>Robert C. Frye</i>	
Part VI Specialized Analog Simulation	
Simulating and Testing Oversampled Analog-to-Digital Converters	569
<i>Bernhard E. Boser, Klaus-Peter Karmann, Horst Martin, and Bruce A. Wooley</i>	
Simulation of Mixed Switched-Capacitor/Digital Networks with Signal-Driven Switches	576
<i>Ken Suyama, San-Chin Fang, and Yannis P. Tsividis</i>	
Behavioral Simulation for Analog System Design Verification	587
<i>Brian A. A. Antao and Arthur J. Brodersen</i>	
Multilevel and Mixed-Domain Simulation of Analog Circuits and Systems	600
<i>Resve A. Saleh, Brian A. A. Antao, and Jaidip Singh</i>	
Simulation Methods for RF Integrated Circuits	615
<i>Ken Kundert</i>	
VHDL-AMS—A Hardware Description Language for Analog and Mixed-Signal Applications	629
<i>Ernst Christen and Kenneth Bakalar</i>	
Part VII Analog Centering and Yield Optimization	
DELIGHT. SPICE: An Optimization-Based System for the Design of Integrated Circuits	641
<i>William Nye, David C. Riley, Alberto Sangiovanni-Vincentelli, and André L. Tits</i>	
Design Centering by Yield Prediction	660
<i>Kurt J. Antreich and Rudolf K. Koblitz</i>	
Statistical Integrated Circuit Design	668
<i>Stephan W. Director, Peter Feldmann, and Kannan Krishna</i>	
Yield Optimization of Analog IC's Using Two-Step Analytic Modeling Methods	678
<i>Carlo Guardiani, Primo Scandolaro, Jacques Benkoski, and Germano Nicollini</i>	
Circuit Analysis and Optimization Driven by Worst-Case Distances	684
<i>Kurt J. Antreich, Helmut E. Graeb, and Claudia U. Wieser</i>	

Efficient Analog Circuit Synthesis with Simultaneous Yield and Robustness Optimization <i>Geert Debyser and Georges Gielen</i>	699
Efficient Handling of Operating Range and Manufacturing Line Variations in Analog Cell Synthesis <i>Tamal Mukherjee, L. Richard Carley, and Rob A. Rutenbar</i>	703
The Generalized Boundary Curve—A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits <i>R. Schwencker, F. Schenkel, H. Graeb, and K. Antreich</i>	718
Part VIII Analog Test	
Metrics, Techniques and Recent Developments in Mixed-Signal Testing <i>Gordon W. Roberts</i>	727
A Tutorial Introduction to Research on Analog and Mixed-Signal Circuit Testing <i>Linda S. Milor</i>	735
About the Editors	754